





TODO: FPGA pins are in semi-arbitrary order; still need proper layout pin mapping.











