

Outline

Pairings  
○○

Implementation  
○○○○○○○○○○

Results  
○○○○○○

Compact implementations of pairings

Anthony Van Herrewege

Day. sup.: Dr. Lejla Batina, Miroslav Knezevic, Dr. Ir. Nele Mentens  
Prom.: Prof. Dr. Ir. Ingrid Verbauwhede, Prof. Dr. Ir. Bart Preneel  
Ass.: Prof. Dr. Ir. Wim Dehaene, Dr. Ir. Frederik Vercauteren

22 May 2009

Anthony Van Herrewege  
Compact implementations of pairings

Notes

---

---

---

---

---

---

---

Outline

Pairings  
○○

Implementation  
○○○○○○○○○○

Results  
○○○○○○

Outline

1 Pairings

2 Implementation

3 Results

Anthony Van Herrewege  
Compact implementations of pairings

Notes

---

---

---

---

---

---

---

Outline

Pairings  
●○

Implementation  
○○○○○○○○○○

Results  
○○○○○○

Pairings

Overview

■ Several available pairings:  
Weil, Tate,  $\eta_T$ , Ate, ...

■ Bilinearity property:  
$$e(P_1 + P_2, Q) = e(P_1, Q) \cdot e(P_2, Q)$$

■ *Optimized* Tate pairing:  
$$\hat{e}(P, Q) : E(\mathbb{F}_q)[l] \times E(\mathbb{F}_q)[l] \mapsto \mu_l$$
  
$$\mu_l = \text{group of } l\text{th roots of } \mathbb{F}_{q^k}^*$$

Anthony Van Herrewege  
Compact implementations of pairings

Notes

---

---

---

---

---

---

---

Outline

Pairings●

Implementation○○○○○○○○○○

Results○○○○○○

Pairings

Possibilities

- Identity-based encryption
- Short signatures
- Non-interactive key agreement
- Tripartite key agreement in 1 round
- ...

Anthony Van Herrewege

Compact implementations of pairings

Notes

Outline

Pairings○○

Implementation●○○○○○○○○

Results○○○○○○

Implementation

Restrictions

Avoid the use of flip-flops and muxes:

Cell	Area [ $\frac{\text{gate}}{\text{bit}}$ ]
D flip-flop (reset)	6
D flip-flop (no reset)	5.5
D latch	4.25
3 input MUX	4
2 input XOR	3.75
2 input MUX	2.25
2 input NAND	1
NOT	0.75

Anthony Van Herrewege

Compact implementations of pairings

Notes

Outline


Pairings○○

Implementation○●○○○○○○○○

Results○○○○○○

Implementation

MALU - Addition & Reduction in  $\mathbb{F}_{2^m}$

$$R = (T + B \pmod{P_{\text{in}}})_{0:m-2} \ll 1$$
$$\text{mod}_u = (T + B \pmod{P_{\text{in}}})_{m-1}$$


Anthony Van Herrewege

Compact implementations of pairings

Notes

Outline

Pairings


Implementation

Results

Implementation

MALU - Addition & Reduction in  $\mathbb{F}_{2^m}$

Optimized MALU needs  $\Delta = m - (\text{Hamm}(P) - 1)$  less XORs:



Anthony Van Herrewege  
Compact implementations of pairings

Notes

---

---

---

---

---

---

---

---

Outline


Pairings

Implementation

Results

Implementation

$\mathbb{F}_{2^m}$  Multiplication & Addition



Anthony Van Herrewege  
Compact implementations of pairings

Notes

---

---

---

---

---

---

---

---

Outline

Pairings


Implementation

Results

Implementation

$\mathbb{F}_{2^m}$  Multiplication & Addition

No FSM needed, simple logic:



Anthony Van Herrewege  
Compact implementations of pairings

Notes

---

---

---

---

---

---

---

---

Outline

Pairings

Implementation

Results

Implementation

$\mathbb{F}_{2^m}$  Multiplication & Addition

Speed up calculation by daisy-chaining MALUs ( $m \bmod d!$ ):

Anthony Van Herrewege  
Compact implementations of pairings

Notes

---

---

---

---

---

---

---

Outline

Pairings

Implementation

Results

Implementation

Controller for Miller's algorithm

Anthony Van Herrewege  
Compact implementations of pairings

Notes

---

---

---

---

---

---

---

Outline

Pairings

Implementation

Results

Implementation

Memory design

Initial design:

$$\bar{t} = O\left(\frac{n^2}{3}\right) \quad \bar{w} = O\left(\frac{n^3}{3}\right)$$

Anthony Van Herrewege  
Compact implementations of pairings

Notes

---

---

---

---

---

---

---

Outline

Pairings


Implementation

Results

Implementation

Memory design

Final design:

$$\bar{t} = O\left(\frac{n}{4}\right) \quad \bar{w} = O(n)$$


Anthony Van Herrewege

Compact implementations of pairings

Notes

---

---

---

---

---

---

---

Outline

Pairings


Implementation

Results

Implementation

Optimizations

- Remove reset from registers ( $-0.5 \frac{\text{gate}}{\text{bit}}$ )
- Implement clock gating:



Anthony Van Herrewege

Compact implementations of pairings

Notes

---

---

---

---

---

---

---

Outline

Pairings


Implementation

Results

Results

Runtime

- FSM with 553 states
- Total n° of clock cycles  $c$  for one pairing:

$$c = 21681 + 4322 + 2998 \cdot \left\lceil \frac{m}{d} \right\rceil$$


Anthony Van Herrewege

Compact implementations of pairings

Notes

---

---

---

---

---

---

---

Outline

Pairings

Implementation

Results

Results

Synthesis

Implementation	Area [gates]	Power @ 10 kHz [nW]			
		Dynamic		Leakage	
Basic	28 876		512		117
No Reset	27 596	96%	395	77%	107
CG 1	27 751	96%	94	18%	109
CG 2	27 713	96%	59	12%	102
CG 3	27 734	96%	96	19%	110

Implementation	Area [gates]	Dyn. power [nW]
Basic	28 876	512
NR	27 596	395
CG 1	27 751	94
CG 2	27 713	59
CG 3	27 734	96

Anthony Van Herrewege

Compact implementations of pairings

Notes

Outline

Pairings

Implementation

Results

Results

Synthesis - Continued

Component	Opp.	[gates]
MALU	458	1.7%
$\mathbb{F}_{2^{16}}$ core		
Logic	783	2.8%
Registers	962	3.5%
Controller		
Logic	13 044	47%
Registers	12 487	45%
Total	27 734	100%

Number of MALU's	Area [gates]	Dyn. power [nW]
1	~28k	~100
2	~28k	~80
3	~29k	~100
4	~30k	~110
6	~31k	~120
8	~33k	~140
16	~38k	~180
32	~48k	~220

Anthony Van Herrewege

Compact implementations of pairings

Notes

Outline

Pairings

Implementation

Results

Results

Comparison

	This work		Beuchat <i>et al.</i>
	1 MALU	2 MALUs	
Field	$\mathbb{F}_{2^{163}}$	$\mathbb{F}_{2^{163}}$	$\mathbb{F}_{3^{97}}$
Pairing	Tate	Tate	$\eta_T$
Security [bit]	652	652	922
Technology [ $\mu m$ ]	0.13	0.13	0.18
Area [gates]	27 430	28 155	193 765
$f$ [MHz]	10.3	5.44	200
Calc. time [ $\mu s$ ]	$50 \cdot 10^3$	$50 \cdot 10^3$	46.7
Power [ $mW$ ]	$98.3 \cdot 10^{-3}$	$48.6 \cdot 10^{-3}$	672
Efficiency [ $\frac{nJ}{bit}$ ]	7.54	3.73	34.0

Efficiency =  $\frac{\text{power} \times \text{calc. time}}{\text{bits security}}$

Anthony Van Herrewege

Compact implementations of pairings

Notes

Outline

Pairings

Implementation

Results

Results

Conclusion

- Very small: < 30k gates
- Extremely low power: < 220 nA
- Energy efficiency improvement up to more than 25× possible

Definitely possible to use in constrained environments

- Example with 3 MALUs:

Area = 29k gates

Power = 100 μA

$f = 9.70\text{ Mhz}$

Time = 19.6 ms

Anthony Van Herrewege

Compact implementations of pairings

Notes

---

---

---

---

---

---

---

---

Outline

Pairings

Implementation

Results

Results

The end

Questions?

Anthony Van Herrewege

Compact implementations of pairings

Notes

---

---

---

---

---

---

---

---

Notes

---

---

---

---

---

---

---

---