

Compact implementations of pairings

Anthony Van Herrewege

Lejla Batina & Miroslav Knezevic
Prof. Dr. Ir. I. Verbauwhede & Prof. Dr. Ir. B. Preneel

22 May 2009

Outline

1 Problem

2 Pairings

3 Implementation

4 Results

Outline

1 Problem

2 Pairings

3 Implementation

4 Results

Symmetric cryptography

■ Pro:

Symmetric cryptography

- Pro:
 - High security per bit

Symmetric cryptography

- Pro:
 - High security per bit
 - Very fast implementations

Symmetric cryptography

- Pro:
 - High security per bit
 - Very fast implementations
- Contra:

Symmetric cryptography

- Pro:
 - High security per bit
 - Very fast implementations
- Contra:
 - How to establish the key?

Asymmetric cryptography

■ Pro:

Asymmetric cryptography

- Pro:
 - No key establishment necessary

Asymmetric cryptography

- Pro:
 - No key establishment necessary
 - Central location with everyone's key

Asymmetric cryptography

- Pro:
 - No key establishment necessary
 - Central location with everyone's key
- Contra:

Asymmetric cryptography

- Pro:
 - No key establishment necessary
 - Central location with everyone's key
- Contra:
 - Need for certificate authorities, ...

Identity-based cryptography

■ Pro:

Identity-based cryptography

- Pro:
 - Public key deduced from ID

Identity-based cryptography

- Pro:
 - Public key deduced from ID
 - No need for certificates

Identity-based cryptography

- Pro:
 - Public key deduced from ID
 - No need for certificates
- Extra's:

Identity-based cryptography

- Pro:
 - Public key deduced from ID
 - No need for certificates
- Extra's:
 - Non-interactive key establishment

Identity-based cryptography

- Pro:
 - Public key deduced from ID
 - No need for certificates
- Extra's:
 - Non-interactive key establishment
 - Date-stamped encryption

Identity-based cryptography

- Pro:
 - Public key deduced from ID
 - No need for certificates
- Extra's:
 - Non-interactive key establishment
 - Date-stamped encryption
- Contra:

Identity-based cryptography

- Pro:
 - Public key deduced from ID
 - No need for certificates
- Extra's:
 - Non-interactive key establishment
 - Date-stamped encryption
- Contra:
 - How to issue new keys, ...?

Outline

1 Problem

2 Pairings

3 Implementation

4 Results

What?

- Mathematical construction discovered in the 40's

What?

- Mathematical construction discovered in the 40's
- Allow implementation of ID-based cryptography

What?

- Mathematical construction discovered in the 40's
- Allow implementation of ID-based cryptography
- Strength based on discrete logarithm problem

How?

Several available pairings:

Weil, Tate, η_T , Ate, ...

Tate pairing:

$$\begin{aligned} \hat{e}(P, Q) : E(\mathbb{F}_q)[l] \times E(\mathbb{F}_q)[l] &\mapsto \mu_l \\ \mu_l &\in \mathbb{F}_{q^k}^* \end{aligned}$$

Outline

1 Problem

2 Pairings

3 Implementation

4 Results

Restrictions


Avoid the use of flip-flops and muxes:

Cell	Area $\left[\frac{\text{gate}}{\text{bit}} \right]$
D flip-flop (reset)	6
D flip-flop (no reset)	5.5
D latch	4.25
3 input MUX	4
2 input XOR	3.75
2 input MUX	2.25
2 input NAND	1
NOT	0.75

MALU - Addition & Reduction in \mathbb{F}_{2^m}


$$R = (T + B \pmod{P_{\text{in}}})_{0:m-2} \ll 1$$

$$\text{mod}_u = (T + B \pmod{P_{\text{in}}})_{m-1}$$




MALU - Addition & Reduction in \mathbb{F}_{2^m}

Optimized MALU needs $\Delta = m - (\text{Hamm}(P) - 1)$ less XOR's:




\mathbb{F}_{2^m} Multiplication & Addition




\mathbb{F}_{2^m} Multiplication & Addition

No FSM needed, simple logic:




\mathbb{F}_{2^m} Multiplication & Addition

Speed up calculation through daisy-chaining MALUs:




Controller for Miller's algorithm



Memory design

Starting design:


$$\bar{t} = O\left(\frac{n^2}{3}\right) \quad \bar{w} = O\left(\frac{n^3}{3}\right)$$



Memory design

Final design:

$$\bar{t} = O\left(\frac{n}{4}\right) \quad \bar{w} = O(n)$$



Optimizations


- Remove reset from registers ($-0.5 \frac{\text{gate}}{\text{bit}}$)

Optimizations

- Remove reset from registers ($-0.5 \frac{\text{gate}}{\text{bit}}$)
- Implement clock gating:


Optimizations

- Remove reset from registers ($-0.5 \frac{\text{gate}}{\text{bit}}$)
- Implement clock gating:




Optimizations

- Remove reset from registers ($-0.5 \frac{\text{gate}}{\text{bit}}$)
- Implement clock gating:



Optimizations

- Remove reset from registers ($-0.5 \frac{\text{gate}}{\text{bit}}$)
- Implement clock gating:



Outline

1 Problem

2 Pairings

3 Implementation

4 Results

Runtime

- FSM with 553 states

Runtime


- FSM with 553 states
- Total n° of clockcycles c for one pairing:

$$c = 21681 + 4322 + 2998 \cdot \left\lceil \frac{m}{d} \right\rceil$$

Runtime


- FSM with 553 states
- Total n° of clockcycles c for one pairing:

$$c = 21681 + 4322 + 2998 \cdot \left\lceil \frac{m}{d} \right\rceil$$




Synthesis

Implementation	Area [gates]		Power @ 10 kHz [nW]			
			Dynamic		Leakage	
Basic	28 876		512		117	
No Reset	27 596	96%	395	77%	107	92%
CG 1	27 751	96%	94	18%	109	94%
CG 2	27 713	96%	59	12%	102	88%
CG 3	27 734	96%	96	19%	110	94%



Synthesis - Continued

Component	Opp. [gates]	
MALU	458	1.7%
\mathbb{F}_{2^m} core		
Logic	783	2.8%
Registers	962	3.5%
Controller		
Logic	13 044	47%
Registers	12 487	45%
Total	27 734	100%



Comparison

	This work		Beuchat <i>et al.</i>
	1 MALU	2 MALUs	
Field	$\mathbb{F}_{2^{163}}$	$\mathbb{F}_{2^{163}}$	$\mathbb{F}_{3^{97}}$
Pairing	Tate	Tate	η_T
Security [bit]	652	652	922
Technology [μm]	0.13	0.13	0.18
Area [gates]	27 430	28 155	193 765
f [MHz]	10.3	5.44	200
Calc. time [μs]	$50 \cdot 10^3$	$50 \cdot 10^3$	46.7
Power [mW]	$98.3 \cdot 10^{-3}$	$48.6 \cdot 10^{-3}$	672
Efficiency [$\frac{nJ}{bit}$]	7.54	3.73	34.0

Conclusion

- Very small: $< 30k$ gates

Conclusion

- Very small: $< 30k$ gates
- Extremely low power: < 220 nA

Conclusion

- Very small: $< 30\text{k}$ gates
- Extremely low power: $< 220\text{ nA}$
- Energy efficiency improvement up to $25\times$ possible

Conclusion

- Very small: $< 30k$ gates
- Extremely low power: < 220 nA
- Energy efficiency improvement up to $25\times$ possible

Definitely possible to use in constrained environments

The end

Questions?