Skip to content
View kirthi-ka's full-sized avatar

Organizations

@spider-tronix
Block or Report

Block or report kirthi-ka

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned

  1. sachin-101/e-Yantra-Robotics-Competition sachin-101/e-Yantra-Robotics-Competition Public

    Tasks of eYRC 2019-20

    Python 1 2

  2. spider-tronix/VLSI spider-tronix/VLSI Public archive

    RISC V core implementation using Verilog.

    Verilog 23 4

  3. GauravSingh789/Cascaded-SVM-on-FPGA GauravSingh789/Cascaded-SVM-on-FPGA Public

    Implementing a cascaded SVM on FPGA

    Verilog 6 2