





GLEGGOSE -JOINE 2009-INE VIOLED DECEMBER 201

ISOLATED CAN TRANSCEIVER

Check for Samples: ISO1050, ISO1050L

FEATURES

- 5000-V_{RMS} Isolation (ISO1050DW)
- 2500-V_{RMS} Isolation (ISO1050DUB and ISO1050LDW)
- Failsafe Outputs
- Low Loop Delay: 150 ns Typical
- 50 kV/µs Typical Transient Immunity
- Meets or Exceeds ISO 11898 requirements
- Bus-Fault Protection of –27 V to 40 V
- Dominant Time-Out Function
- IEC 60747-5-2 (VDE 0884, Rev. 2) & IEC 61010-1 Approved
- UL 1577 Double Protection Approved; See Regulatory Information section for details
- IEC 60601-1 (Medical) and CSA Approved
- 5 KV_{RMS} Reinforced Insulation per TUV Approved for EN/UL/CSA 60950-1 (ISO1050DW)

- · 3.3-V Inputs are 5-V Tolerant
- Typical 25-Year Life at Rated Working Voltage (see Application Report SLLA197 and Figure 15)

APPLICATIONS


- CAN Data Buses
- Industrial Automation
 - DeviceNet Data Buses
 - CANopen Data Buses
 - CANKingdom Data Buses
- Medical Scanning and Imaging
- Security Systems
- Telecom Base Station Status and Control
- HVAC
- Building Automation

DESCRIPTION

The ISO1050 is a galvanically isolated CAN transceiver that meets or exceeds the specifications of the ISO 11898 standard. The device has the logic input and output buffers separated by a silicon oxide (SiO_2) insulation barrier that provides galvanic isolation of up to 5000 V_{RMS} for ISO1050DW and 2500 V_{RMS} for ISO1050DUB and ISO1050LDW. Used in conjunction with isolated power supplies, the device prevents noise currents on a data bus or other circuits from entering the local ground and interfering with or damaging sensitive circuitry.

As a CAN transceiver, the device provides differential transmit capability to the bus and differential receive capability to a CAN controller at signaling rates up to 1 megabit per second (Mbps). Designed for operation in especially harsh environments, the device features cross-wire, overvoltage and loss of ground protection from –27 V to 40 V and over-temperature shut-down, as well as –12 V to 12 V common-mode range.

The ISO1050 is characterized for operation over the ambient temperature range of -55°C to 105°C.



M

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

AVAILABLE OPTIONS

PRODUCT	RATED ISOLATION	PACKAGE	MARKED AS	ORDERING NUMBER
ISO1050DUB	2500 V _{RMS}	DUB-8	ISO1050	ISO1050DUB (rail)
				ISO1050DUBR (reel)
ISO1050LDW ⁽¹⁾	2500 V _{RMS} ⁽²⁾	DW-16	ISO1050L	ISO1050LDW (rail)
				ISO1050LDWR (reel)
ISO1050DW	5000 V _{RMS}	DW-16	ISO1050	ISO1050DW (rail)
				ISO1050DWR (reel)

- (1) Product Preview
- (2) Certifiactions Pending

ABSOLUTE MAXIMUM RATINGS(1) (2)

				VALUE / UNIT	
V _{CC1} , V _{CC2}	Supply voltage (3)			-0.5 V to 6 V	
V _I	Voltage input (TXD)			-0.5 V to 6 V	
V _{CANH} or V _{CANH}	Voltage range at any bus	Itage range at any bus terminal (CANH, CANL)			
Io	Receiver output current	±15 mA			
	Lluman Dady Madal	JEDEC Standard 22, Method A114-C.01	Bus pins and GND2 ⁽⁴⁾	±4 kV	
ECD	Human Body Model	JEDEC Standard 22, Method ATT4-C.01	All pins	±4 kV	
ESD	Charged Device Model	JEDEC Standard 22, Test Method C101	All pins	±1.5 kV	
	Machine Model	ANSI/ESDS5.2-1996	All pins	±200 V	
T _{stg}	Storage temperature			–65°C to 150°C	
T _J	Junction temperature			–55°C to 150°C	

- (1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) This isolator is suitable for basic isolation within the safety limiting data. Maintenance of the safety data must be ensured by means of protective circuitry.
- (3) All input and output logic voltage values are measured with respect to the GND1 logic side ground. Differential bus-side voltages are measured to the respective bus-side GND2 ground terminal.
- (4) Tested while connected between Vcc2 and GND2.

RECOMMENDED OPERATING CONDITIONS

			N	ΛIN	NOM	MAX	UNIT
V _{CC1}	Supply voltage, controller si	de		3		5.5	V
V _{CC2}	Supply voltage, bus side	upply voltage, bus side		.75	5	5.25	V
V _I or V _{IC}	Voltage at bus pins (separa	oltage at bus pins (separately or common mode)		2 ⁽¹⁾		12	V
V _{IH}	High-level input voltage	TXD		2		5.25	V
V _{IL}	Low-level input voltage	TXD		0		0.8	V
V _{ID}	Differential input voltage			- 7		7	V
		Driver	-	-70			mA
I _{OH}	High-level output current	Receiver		-4			
	Law law law day day day	Driver				70	Λ
I _{OL}	Low-level output current	Receiver				4	mA
T _A	Ambient Temperature		-	-55		105	°C
T_J	Junction temperature (see THERMAL CHARACTERISTICS)		-	-55		125	°C

(1) The algebraic convention, in which the least positive (most negative) limit is designated as minimum is used in this data sheet.

Submit Documentation Feedback



SUPPLY CURRENT

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN TYP(1)	MAX	UNIT	
	V Cumply ourrent		$V_I = 0 \text{ V or } V_{CC1}$, $V_{CC1} = 3.3 \text{V}$	1.8	2.8	~ ∧
I _{CC1} V _{CC1} Supply current			$V_I = 0 \text{ V or } V_{CC1}$, $V_{CC1} = 5 \text{V}$	2.3	3.6	mA
	V Complete accompant	Dominant	$V_I = 0 \text{ V}, 60-\Omega \text{ Load}$	52	73	A
ICC2	I _{CC2} V _{CC2} Supply current	Recessive	$V_I = V_{CC1}$	8	12	mA

⁽¹⁾ All typical values are at 25°C with $V_{CC1} = V_{CC2} = 5V$.

DEVICE SWITCHING CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{loop1} Total loop delay, driver input to receiver output, Recession Dominant	See Figure 9	112	150	210	ns
t _{loop2} Total loop delay, driver input to receiver output, Domir Recessive	nant to See Figure 9	112	150	210	ns

DRIVER ELECTRICAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
1/	Due cuteut voltage (Deminant)	CANH	See Figure 1 and Figure 2 V AV B 600	2.9	3.5	4.5	V	
$V_{O(D)}$	Bus output voltage (Dominant)	CANL	See Figure 1 and Figure 2, $V_I = 0 \text{ V}$, $R_L = 60\Omega$	0.8	1.2	1.5	V	
V _{O(R)}	Bus output voltage (Recessive)		See Figure 1 and Figure 2, $V_I = 2 V$, $R_L = 60 \Omega$	2	2.3	3	V	
	Differential output voltage (Dominant)		See Figure 1, Figure 2 and Figure 3, V_I = 0 V , R_L = 60Ω	1.5		3	V	
$V_{OD(D)}$			See Figure 1, Figure 2, and Figure 3 V_l = 0 V_t , R_L = 45 Ω , Vcc > 4.8 V	1.4		3	v 	
\/	Differential output voltage (Recessive)		See Figure 1 and Figure 2, $V_I = 3 V$, $R_L = 60 \Omega$	-0.12		0.012	V	
$V_{OD(R)}$	Differential output voltage (Recessive	∌)	V _I = 3 V, No Load	-0.5		0.05	V 	
V _{OC(D)}	Common-mode output voltage (Dominant)		Oct. Figure 0	2	2.3	3	V	
V _{OC(pp)}	Peak-to-peak common-mode output	voltage	See Figure 8		0.3		V	
I _{IH}	High-level input current, TXD input		V _I at 2 V			5	μA	
I _{IL}	Low-level input current, TXD input		V _I at 0.8 V	– 5			μA	
I _{O(off)}	Power-off TXD leakage current		V _{CC1} , V _{CC2} at 0 V, TXD at 5 V			10	μA	
			See Figure 11, V _{CANH} = -12 V, CANL Open	-105	-72			
	Chart singuit stands state sutract surrout		See Figure 11, V _{CANH} = 12 V, CANL Open		0.36	1	A	
I _{OS(ss)}	Short-circuit steady-state output curr	ent	See Figure 11, V _{CANL} =–12 V, CANH Open	-1	-0.5		mA	
			See Figure 11, V _{CANL} = 12 V, CANH Open		71	105		
Co	Output capacitance		See receiver input capacitance					
CMTI	Common-mode transient immunity		See Figure 13, V _I = V _{CC} or 0 V	25	50		kV/μs	

DRIVER SWITCHING CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH}	Propagation delay time, recessive-to-dominant output		31	74	110	
t _{PHL}	Propagation delay time, dominant-to-recessive output		25	44	75	
t _r	Differential output signal rise time	See Figure 4		20	50	ns
t _f	Differential output signal fall time			20	50	
t _{dom}	Dominant time-out	↓ C _L =100 pF, See Figure 10	300	450	700	μs



RECEIVER ELECTRICAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
V_{IT+}	Positive-going bus input threshold voltage	Coo Toble 4		750	900	mV
V _{IT} _	Negative-going bus input threshold voltage	See Table 1	500	650		mV
V _{hys}	Hysteresis voltage (V _{IT+} – V _{IT-})			150		mV
\/	Lligh level output voltage with \/cc E\/	I _{OH} = -4 mA, See Figure 6	V _{CC} - 0.8	4.6		V
V _{OH}	High-level output voltage with Vcc = 5V	$I_{OH} = -20 \mu A$, See Figure 6	V _{CC} - 0.1	5		\ \ \
\/	High-level output voltage with Vcc1 = 3.3V	I _{OL} = 4 mA, See Figure 6	V _{CC} - 0.8	3.1		V
V _{OH}	nigh-level output voltage with vcc1 = 3.3v	I _{OL} = 20 μA, See Figure 6	V _{CC} - 0.1	3.3		V
.,	Low lovel output valtage	I _{OL} = 4 mA, See Figure 6		0.2	0.4	V
V _{OL}	Low-level output voltage	I _{OL} = 20 μA, See Figure 6		0	0.1	\ \ \
C _I	Input capacitance to ground, (CANH or CANL)	TXD at 3 V, $V_I = 0.4 \sin (4E6\pi t) + 2.5V$		6		pF
C_{ID}	Differential input capacitance	TXD at 3 V, $V_I = 0.4 \sin (4E6\pi t)$		3		pF
R_{ID}	Differential input resistance	TXD at 3 V	30		80	kΩ
R _{IN}	Input resistance (CANH or CANL)	TXD at 3 V	15	30	40	kΩ
R _{I(m)}	Input resistance matching (1 – [R _{IN (CANH)} / R _{IN (CANL)}]) × 100%	$V_{CANH} = V_{CANL}$	-3%	0%	3%	
CMTI	Common-mode transient immunity	V _I = V _{CC} or 0 V, See Figure 13	25	50		kV/μs

⁽¹⁾ All typical values are at 25°C with $V_{CC1} = V_{CC2} = 5V$.

RECEIVER SWITCHING CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH}	Propagation delay time, low-to-high-level output		66	90	130	
t _{PHL}	Propagation delay time, high-to-low-level output	TXD at 3 V, See Figure 6	51	80	105	20
t _r	Output signal rise time	1 AD at 5 V, See Figure 6		3	6	ns
t _f	Output signal fall time			3	6	
t _{fs}	Failsafe output delay time from bus-side power loss	VCC1 at 5 V, See Figure 12		6		μs



PARAMETER MEASUREMENT INFORMATION




Figure 1. Driver Voltage, Current and Test Definitions

Figure 2. Bus Logic State Voltage Definitions





Figure 3. Driver V_{OD} with Common-mode Loading Test Circuit



- A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 125 kHz, 50% duty cycle, $t_f \leq$ 6 ns, $t_f \leq$ 6 ns, $t_G \leq$ 50 Ω .
- B. C_L includes instrumentation and fixture capacitance within ±20%.

Figure 4. Driver Test Circuit and Voltage Waveforms





Figure 5. Receiver Voltage and Current Definitions

PARAMETER MEASUREMENT INFORMATION (continued)




- A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 125 kHz, 50% duty cycle, $t_f \leq$ 6 ns, $t_f \leq$ 6 ns, $t_G = 50\Omega$.
- B. C_L includes instrumentation and fixture capacitance within ±20%.

Figure 6. Receiver Test Circuit and Voltage Waveforms

Table 1. Differential Input Voltage Threshold Test

	INPUT			OUTPUT
V _{CANH}	V _{CANL}	V _{ID}		R
–11.1 V	–12 V	900 mV	L	
12 V	11.1 V	900 mV	L	
-6 V	–12 V	6 V	L	V _{OL}
12 V	6 V	6 V	L	
–11.5 V	–12 V	500 mV	Н	
12 V	11.5 V	500 mV	Н	
–12 V	-6 V	-6 V	Н	V _{OH}
6 V	12 V	-6 V	Н	
Open	Open	X	Н	



The waveforms of the applied transients are in accordance with ISO 7637 part 1, test pulses 1, 2, 3a, and 3b.

Figure 7. Transient Over-Voltage Test Circuit






Figure 8. Peak-to-Peak Output Voltage Test Circuit and Waveform





Figure 9. t_{LOOP} Test Circuit and Voltage Waveforms



- A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 125 kHz, 50% duty cycle, $t_r \leq$ 6 ns, $t_f \leq$ 6 ns, $Z_O = 50\Omega$.
- B. C_L includes instrumentation and fixture capacitance within ±20%.

Figure 10. Dominant Timeout Test Circuit and Voltage Waveforms






Figure 11. Driver Short-Circuit Current Test Circuit and Waveforms




Figure 12. Failsafe Delay Time Test Circuit and Voltage Waveforms






Figure 13. Common-Mode Transient Immunity Test Circuit




Figure 14. Electromagnetic Emissions Measurement Setup

DEVICE INFORMATION

FUNCTION TABLE(1)

		DRIVER			RECEIVER	
INPUTS	OUTPUTS		BUS STATE	DIFFERENTIAL INPUTS	OUTPUT	BUS STATE
TXD	CANH	CANL	BOSSIAIE	V _{ID} = CANH-CANL	RXD	BOS STATE
L ⁽²⁾	Н	L	DOMINANT	V _{ID} ≥ 0.9 V	L	DOMINANT
Н	Z	Z	RECESSIVE	0.5 V < V _{ID} < 0.9 V	?	?
Open	Z	Z	RECESSIVE	V _{ID} ≤ 0.5 V	Н	RECESSIVE
X	Z	Z	RECESSIVE	Open	Н	RECESSIVE

⁽¹⁾ H = high level; L = low level; X = irrelevant; ? = indeterminate; Z = high impedance

⁽²⁾ Logic low pulses to prevent dominant time-out.



ISOLATOR CHARACTERISTICS (1) (2)

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS			TYP	MAX	UNIT
L(I01)	Minimum air gap (Clearance)	Shortest terminal to terminal distance through air		6.1			mm
L(I02)	Minimum external tracking (Creepage)	Shortest terminal to terminal distance across the package surface	DUB-8	6.8			mm
L(I01)	Minimum air gap (Clearance)	Shortest terminal to terminal distance through air		8.34			mm
L(I02)	Minimum external tracking (Creepage)	Shortest terminal to terminal distance across the package surface	DW-16	8.10			mm
	Minimum Internal Gap (Internal Clearance)	Distance through the insulation		0.014			mm
R _{IO}	Isolation resistance	Input to output, V _{IO} = 500 V, all pins on each side of barrier tied together creating a two-terminal device, Tamb < 100°C	f the		>10 ¹²		Ω
		Input to output V _{IO} = 500 V, 100°C ≤Tamb ≤Tamb max			>10 ¹¹		Ω
C _{IO}	Barrier capacitance	$V_I = 0.4 \sin (4E6\pi t)$			1.9		pF
CI	Input capacitance to ground	$V_I = 0.4 \sin (4E6\pi t)$			1.3		pF

⁽¹⁾ Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed circuit board do not reduce this distance.

INSULATION CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

	PARAMETE	ER .	TEST CONDITIONS	SPECIFICATION	UNIT	
V _{IORM} Maximum working insulation		ISO1050DUB and ISO1050LDW		560	\/= = = l-	
VIORM	voltage per IEC	ISO1050DW		1200 ⁽¹⁾	Vpeak	
		ISO1050DUB and ISO1050LDW	$V_{PR} = 1.875 \times V_{IORM}, t = 1$	1050		
V_{PR}	Input to output test voltage per IEC	ISO1050DW	sec (100% production) Partial discharge < 5 pC	2250	Vpeak	
	Towariant according to a 150		t = 60 sec (qualification)	4000	\/= = = l-	
V _{IOTM}	Transient overvoltage per IEC		t = 1 sec (100% production)	4000	Vpeak	
		ISO40E0DLIB and ISO40E0LDW	t = 60 sec (qualification)	2500	Vrms	
\/	location voltage per III	ISO1050DUB and ISO1050LDW	t = 1 sec (100% production)	3000	VIIIIS	
V _{ISO}	Isolation voltage per UL	ICO10F0DW	t = 60 sec (qualification)	4243	1/5000	
		ISO1050DW	t = 1 sec (100% production)	5092	Vrms	
R _S	Isolation voltage per UL		V_{IO} = 500 V at T_{S}	> 10 ⁹	Ω	
	Pollution Degree			2		

⁽¹⁾ For applications that require DC working voltages between GND1 and GND2, please contact Texas Instruments for further details.

IEC 60664-1 RATINGS

PARAMETER	TEST CONDITIONS	SPECIFICATION
Basic isolation group	Material group	II
	Rated mains voltage ≤ 150 Vrms	I–IV
	Rated mains voltage ≤ 300 Vrms	I–III
Installation classification	Rated mains voltage ≤ 400 Vrms	I–II
	Rated mains voltage ≤ 600 Vrms (ISO1050DW only)	1-11
	Rated mains voltage ≤ 848 Vrms (ISO1050DW only)	I

Submit Documentation Feedback

⁽²⁾ Creepage and clearance on a printed circuit board become equal according to the measurement techniques shown in the Isolation Glossary. Techniques such as inserting grooves and/or ribs on a printed circuit board are used to help increase these specifications.



IEC SAFETY LIMITING VALUES

safety limiting intends to prevent potential damage to the isolation barrier upon failure of input or output circuitry. A failure of the IO can allow low resistance to ground or the supply and, without current limiting dissipate sufficient power to overheat the die and damage the isolation barrier potentially leading to secondary system failures.

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Cofety input autout or aupply auropt	DUD	$\theta_{JA} = 73.3 \text{ °C/W}, V_I = 5.5 \text{ V}, T_J = 150 \text{°C}, T_A = 25 \text{°C}$			310	A
		DUB-8	$\theta_{JA} = 73.3 \text{ °C/W}, V_I = 3.6 \text{ V}, T_J = 150 \text{°C}, T_A = 25 \text{°C}$			474	mA
IS	Safety input, output, or supply current	DW-16	$\theta_{JA} = 76 \text{ °C/W}, V_I = 5.5 \text{ V}, T_J = 150 \text{ °C}, T_A = 25 \text{ °C}$			299	A
		DW-16	$\theta_{JA} = 76 \text{ °C/W}, V_I = 3.6 \text{ V}, T_J = 150 \text{ °C}, T_A = 25 \text{ °C}$			457	mA
T_S	Maximum case temperature					150	°C

The safety-limiting constraint is the absolute maximum junction temperature specified in the absolute maximum ratings table. The power dissipation and junction-to-air thermal impedance of the device installed in the application hardware determines the junction temperature. The assured junction-to-air thermal resistance in the Thermal Characteristics table is that of a device installed on a High-K Test Board for Leaded Surface Mount Packages. The power is the recommended maximum input voltage times the current. The junction temperature is then the ambient temperature plus the power times the junction-to-air thermal resistance.

REGULATORY INFORMATION

VDE	TUV	CSA	UL
Certified according to DIN EN 60747-5-2	Certified according to EN/UL/CSA 60950-1	Approved under CSA Component Acceptance Notice #5A	Recognized under 1577 (1)Component Recognition Program
Basic Insulation Transient Overvoltage, 4000 V _{PK} Surge Voltage, 4000 V _{PK} Maximum Working Voltage, 1200 V _{PK} (ISO1050DW) and 560 V _{PK} (ISO1050DUB) ISO1050LDW certification is pending	ISO1050DW: 5000 V _{RMS} Reinforced Insulation, 400 V _{RMS} maximum working voltage 5000 V _{RMS} Basic Insulation, 600 V _{RMS} maximum working voltage ISO1050DUB and ISO1050LDW: 2500 V _{RMS} Reinforced Insulation, 400 V _{RMS} maximum working voltage 2500 V _{RMS} Basic Insulation, 600 V _{RMS} maximum working voltage	5000 V _{RMS} Reinforced Insulation 2 Means of Patient Protection at 125 V _{RMS} per IEC 60601-1 (3rd Ed.)	Double Protection ISO1050DUB: 2500 V _{RMS} ISO1050DW: 3500 V _{RMS} , 4243 V _{RMS} Single Protection Certification pending ISO1050LDW Certification pending
File Number: 40016131	Certificate Number: U8V 11 09 77311 008	File Number: 220991	File Number: E181974

Production tested ≥ 3000 V_{RMS} (ISO1050DUB and ISO1050LDW) and 5092 V_{RMS} (ISO1050DW) for 1 second in accordance with UL 1577.

THERMAL INFORMATION (DUB-8 PACKAGE)

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
0	lunation to air	Low-K Thermal Resistance ⁽¹⁾		120		°C/W
θ_{JA}	Junction-to-air	High-K Thermal Resistance		120 73.3 10.2 14.5		°C/W
θ_{JB}	Junction-to-board thermal resistance	Low-K Thermal Resistance		10.2		°C/W
θ_{JC}	Junction-to-case thermal resistance	Low-K Thermal Resistance		14.5		°C/W
P _D	Device power dissipation	$V_{\rm CC1}$ = 5.5V, $V_{\rm CC2}$ = 5.25V, $T_{\rm A}$ =105°C, $R_{\rm L}$ = 60 Ω , TXD input is a 500kHz 50% duty-cycle square wave			200	mW
T _{j shutdown}	Thermal shutdown temperature (2)			190		°C

⁽¹⁾ Tested in accordance with the Low-K or High-K thermal metric definitions of EIA/JESD51-3 for leaded surface mount packages.

⁽²⁾ Extended operation in thermal shutdown may affect device reliability.



THERMAL INFORMATION (DW-16 PACKAGE)

		ISO1050	
	THERMAL METRIC ⁽¹⁾	DW	UNITS
		16	
θ_{JA}	Junction-to-ambient thermal resistance	76.0	
θ_{JCtop}	Junction-to-case (top) thermal resistance	41	
θ_{JB}	Junction-to-board thermal resistance	47.7	°C/W
ΨЈТ	Junction-to-top characterization parameter	14.4	C/VV
ΨЈВ	Junction-to-board characterization parameter	38.2	
θ_{JCbot}	Junction-to-case (bottom) thermal resistance	n/a	

⁽¹⁾ For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

LIFE EXPECTANCY vs WORKING VOLTAGE (ISO1050DW and ISO1050LDW)





Figure 15. Life Expectancy vs Working Voltage



EQUIVALENT I/O SCHEMATICS





TYPICAL CHARACTERISTICS

RECESSIVE-TO-DOMINANT LOOP TIME

FREE-AIR TEMPERATURE (across Vcc)




Figure 16.

SUPPLY CURRENT (RMS)

SIGNALING RATE (kbps)




Figure 18.

DOMINANT-TO-RECESSIVE LOOP TIME

vs FREE-AIR TEMPERATURE (across Vcc)




Figure 17.

DRIVER OUTPUT VOLTAGE

FREE-AIR TEMPERATURE




Figure 19.



TYPICAL CHARACTERISTICS (continued)

EMISSIONS SPECTRUM TO 10 MHz

*REW 3 kHz *VEW 100 kHz Ref 80 dBµV *Att 0 dB *SWT 25 s 80 -70 -70 -50 -10 -10 -20 Start 20 kHz 998 kHz/ Stop 10 MHz

Figure 20.

EMISSIONS SPECTRUM TO 50 MHz




Figure 21.



APPLICATION INFORMATION

DOMINANT TIME-OUT

A dominant time-out circuit in the ISO1050 prevents the driver from blocking network communications if a local controller fault occurs. The time-out circuit is triggered by a falling edge on TXD. If no rising edge occurs on TXD before the time-out of the circuits expires, the driver is disabled to prevent the local node from continuously transmitting a Dominant bit. If a rising edge occurs on TXD, commanding a Recessive bit, the timer will be reset and the driver will be re-enabled. The time-out value is set so that normal CAN communication will not cause the Dominant time-out circuit to expire.

FAILSAFE

If the bus-side power supply Vcc2 is lower than about 2.7V, the power shutdown circuits in the ISO1050 will disable the transceiver to prevent spurious transitions due to an unstable supply. If Vcc1 is still active when this occurs, the receiver output will go to a failsafe HIGH value in about 6 microseconds.

THERMAL SHUTDOWN

The ISO1050 has an internal thermal shutdown circuit that turns off the driver outputs when the internal temperature becomes too high for normal operation. This shutdown circuit prevents catastrophic failure due to short-circuit faults on the bus lines. If the device cools sufficiently after thermal shutdown, it will automatically re-enable, and may again rise in temperature if the bus fault is still present. Prolonged operation with thermal shutdown conditions may affect device reliability.

BUS LOADING

In the CAN standard ISO 11898-2 the driver differential output is specified with a 60Ω load (must be greater than 1.5V) and with a fully-loaded bus (must be greater than 1.2V). The ISO1050 is specified to meet the 1.5V requirement with a 60Ω load, and 1.4V with a 45Ω load. The differential input resistance of the ISO1050 is a minimum of $30K\Omega$. If the 167 transceivers are in parallel on a bus, this is equivalent to a 180Ω differential load. That transceiver load of 180Ω in parallel with the 60Ω (two 120Ω termination resistors) gives a total 45Ω . Therefore, the ISO1050 supports over 167 transceivers on a single bus segment, with margin to the 1.2V CAN requirement.

Submit Documentation Feedback



REVISION HISTORY

Changes from Original (June 2009) to Revision A	Page
Added Typical 25-Year Life at Rated Working Voltage to Features	1
Added LIFE EXPECTANCY vs WORKING VOLTAGE section	12
Changes from Revision A (Sept 2009) to Revision B	Page
Added information that IEC 60747-5-2 and IEC61010-1 have been approved	1
Changed DW package from preview to production data	1
Added Insulation Characteristics and IEC 60664-1 Ratings tables	10
Added IEC file number	11
Added DW-16 thermal information table	12
Changes from Revision B (June 2009) to Revision C Changed the IEC 60747-5-2 Features bullet From: DW package Approval Pending To: VDE approve and DW packages	
 Changed the Minimum Interal Gap value from 0.008 to 0.014 in the Isolator Characteristics table 	
Changed V _{IORM} Specification From: 1300 To: 1200 per VDE certification	
Changed V _{PR} Specification From 2438 To: 2250	
Added the Bus Loading paragraph to the Application Information section	
Changes from Revision C (July 2010) to Revision D	Page
 Changed the SUPPLY CURRENT table for I_{CC1} 1st row From: Typ = 1 To: 1.8 and MAX = 2 To: 2.8 	3
 Changed the SUPPLY CURRENT table for I_{CC1} 2nd row From: Typ = 2 To: 2.8 and MAX = 3 To: 3.6 	S 3
Changed the REGULATORY INFORMATION table	11



Cr	nanges from Revision D (June 2011) to Revision E	Page
•	Added device ISO1050L	1
•	Changed (DW Package) in the Features list to (ISO1050DW)	1
•	Changed (DUB Package) in the Features list to (ISO1050DUB and ISO1050LDW)	1
•	Deleted IEC 60950-1 from the CSA Approvals Feature bullet	1
•	From: IEC 60601-1 (Medical) and CSA Approvals Pending To: IEC 60601-1 (Medical) and CSA Approved	1
•	Added Feature - 5 KVRMS Reinforced.	1
•	Changed DW Package to ISO105DW and DUB package to ISO1050DUB and ISO1050LDW in the first paragraph of DESCRIPTION	1
•	Added the AVAILABLE OPTIONS table submitted to TIS	2
•	Added Note 1 to the INSULATION CHARACTERISTICS table	10
•	Changed V _{IORM} From: 8-DUB Package to ISO1050DUB and ISO1050LDW	10
•	Changed V _{IORM} From: 16-DW to ISO1050DW	10
•	Changed the V _{ISO} Isolation voltage per UL section of the INSULATION CHARACTERISTICS table	10
•	Changed the IEC 60664-1 Ratings Table	10
•	Changed the REGULATORY INFORMATION table	11
•	Changed From: File Number: 220991 (Approval Pending) To: File Number: 220991	11
•	Changed in note (1) 3000 to 2500 and 6000 to 5000	11
•	Changed in LIFE EXPECTANCY vs WORKING VOLTAGE (8-DUB PACKAGE TO: LIFE(ISO1050DW and ISO1050LDW)	12





26-Jun-2012

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/ Ball Finish	MSL Peak Temp ⁽³⁾	Samples (Requires Login)
ISO1050DUB	ACTIVE	SOP	DUB	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-4-260C-72 HR	
ISO1050DUBR	ACTIVE	SOP	DUB	8	350	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-4-260C-72 HR	
ISO1050DW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-4-260C-72 HR	
ISO1050DWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-4-260C-72 HR	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION


www.ti.com 30-Aug-2012

TAPE AND REEL INFORMATION

REEL DIMENSIONS



TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

TAPE AND REEL INFORMATION

*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ISO1050DUBR	SOP	DUB	8	350	330.0	24.4	10.9	10.01	5.85	16.0	24.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 30-Aug-2012




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ISO1050DUBR	SOP	DUB	8	350	358.0	335.0	35.0

DUB (R-PDSO-G8)

PLASTIC SMALL-OUTLINE




NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ANSI Y14.5 M-1982.

- B. This drawing is subject to change without notice.
- C. Dimensions do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.254mm.



DUB (R-PDSO-G8)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



DW (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AA.



DW (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Refer to IPC7351 for alternate board design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC—7525
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such components to meet such requirements.

Products Applications

Audio Automotive and Transportation www.ti.com/automotive www.ti.com/audio **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers DI P® Products Consumer Electronics www.dlp.com www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy

Clocks and Timers www.ti.com/clocks Industrial www.ti.com/medical Interface interface.ti.com Medical www.ti.com/security

Power Mgmt <u>power.ti.com</u> Space, Avionics and Defense <u>www.ti.com/space-avionics-defense</u>

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>