Skip to content
View kuanwoo's full-sized avatar
Block or Report

Block or report kuanwoo

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories

  1. SYMPL64_FloatingPoint_RISC- SYMPL64_FloatingPoint_RISC- Public

    SYMPLYON 64-bit GP-GPU Compute Unit ISA and synthesizable Verilog RTL model for IEEE754-2008 Compute applications. This is a single floating-point compute unit with four, interleaving threads. It …

    Verilog 5 1

  2. OFDM_Synchronization OFDM_Synchronization Public

    Forked from NeilJudson/OFDM_Synchronization

    Design a new OFDM synchronization algorithm, and implement it with both Matlab and Verilog.

    VHDL 2 1

  3. openlte openlte Public

    Forked from zyh329/openlte

    Clone of http://sourceforge.net/projects/openlte/

    C++ 1

  4. riscv riscv Public

    Forked from openhwgroup/cv32e40p

    SystemVerilog 1

  5. core2axi core2axi Public

    Forked from pulp-platform/core2axi

    Core protocol to AXI bridge

    SystemVerilog 1

  6. apb_timer apb_timer Public

    Forked from pulp-platform/apb_timer

    SystemVerilog 1