



Clock Divider



ISA Bus clock is 14.318MHz, nominal SAA1099 clock is about 8MHz, the Game Blaster runs the SAA1099s at 7.159MHz by dividing the ISA clock in half.

Bus transceivers are apparently good practice, so we take the ISA data bus D0-D7 and hook it up to a 74LS245 here. When IOR is pulled low (i.e. when we're reading from 2xA/2xBh or 2x4h on this card) we drive its direction pin to do B->A; otherwise, we're writing, and we run it A->B. CE is controlled by the output of the first decoder, which is low when an address within our base port range is accessed.



We use a 74LS374 octal flip-flop as a register to store the value written to 2x6/2x7h, and read it back on 2xA/2xBh, by putting DB0-DB7 on both the input and output. REG_CLOCK is the AND of IOW and 2x6_2x7, which means that we latch data into the register when we write there. OE is controlled by 2xA_2xB, so that when we read from those ports, the outputs are placed onto the transceiver bus, and back through to the ISA bus. When the flip-flop outputs are inactive, DB0-DB6 are pulled up through 4.7K resistors to VCC, and DB7 is pulled down through a 1K resistor to ground, which puts 0x7F on the bus if we read anywhere else (with the intent that we read it back on 2x4h).

