-
Notifications
You must be signed in to change notification settings - Fork 1
/
efx_jtag_spi_flash_loader.v
4260 lines (3764 loc) · 140 KB
/
efx_jtag_spi_flash_loader.v
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
// =============================================================================
// Generated by efx_ipmgr
// Version: 2022.2.322
// IP Version: 3.2
// =============================================================================
////////////////////////////////////////////////////////////////////////////////
// Copyright (C) 2013-2022 Efinix Inc. All rights reserved.
//
// This document contains proprietary information which is
// protected by copyright. All rights are reserved. This notice
// refers to original work by Efinix, Inc. which may be derivitive
// of other work distributed under license of the authors. In the
// case of derivative work, nothing in this notice overrides the
// original author's license agreement. Where applicable, the
// original license agreement is included in it's original
// unmodified form immediately below this header.
//
// WARRANTY DISCLAIMER.
// THE DESIGN, CODE, OR INFORMATION ARE PROVIDED “AS IS” AND
// EFINIX MAKES NO WARRANTIES, EXPRESS OR IMPLIED WITH
// RESPECT THERETO, AND EXPRESSLY DISCLAIMS ANY IMPLIED WARRANTIES,
// INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF
// MERCHANTABILITY, NON-INFRINGEMENT AND FITNESS FOR A PARTICULAR
// PURPOSE. SOME STATES DO NOT ALLOW EXCLUSIONS OF AN IMPLIED
// WARRANTY, SO THIS DISCLAIMER MAY NOT APPLY TO LICENSEE.
//
// LIMITATION OF LIABILITY.
// NOTWITHSTANDING ANYTHING TO THE CONTRARY, EXCEPT FOR BODILY
// INJURY, EFINIX SHALL NOT BE LIABLE WITH RESPECT TO ANY SUBJECT
// MATTER OF THIS AGREEMENT UNDER TORT, CONTRACT, STRICT LIABILITY
// OR ANY OTHER LEGAL OR EQUITABLE THEORY (I) FOR ANY INDIRECT,
// SPECIAL, INCIDENTAL, EXEMPLARY OR CONSEQUENTIAL DAMAGES OF ANY
// CHARACTER INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF
// GOODWILL, DATA OR PROFIT, WORK STOPPAGE, OR COMPUTER FAILURE OR
// MALFUNCTION, OR IN ANY EVENT (II) FOR ANY AMOUNT IN EXCESS, IN
// THE AGGREGATE, OF THE FEE PAID BY LICENSEE TO EFINIX HEREUNDER
// (OR, IF THE FEE HAS BEEN WAIVED, $100), EVEN IF EFINIX SHALL HAVE
// BEEN INFORMED OF THE POSSIBILITY OF SUCH DAMAGES. SOME STATES DO
// NOT ALLOW THE EXCLUSION OR LIMITATION OF INCIDENTAL OR
// CONSEQUENTIAL DAMAGES, SO THIS LIMITATION AND EXCLUSION MAY NOT
// APPLY TO LICENSEE.
//
////////////////////////////////////////////////////////////////////////////////
`define IP_UUID _c042f2eac1bd4200a928382994996a07
`define IP_NAME_CONCAT(a,b) a``b
`define IP_MODULE_NAME(name) `IP_NAME_CONCAT(name,`IP_UUID)
module efx_jtag_spi_flash_loader (
input rstn,
input clkin,
input miso,
output sclk,
output nss,
output mosi,
input jtag_inst1_CAPTURE,
input jtag_inst1_DRCK,
input jtag_inst1_RESET,
input jtag_inst1_RUNTEST,
input jtag_inst1_SEL,
input jtag_inst1_SHIFT,
input jtag_inst1_TCK,
input jtag_inst1_TDI,
input jtag_inst1_TMS,
input jtag_inst1_UPDATE,
output jtag_inst1_TDO,
output wp_n,
output hold_n,
output osc_inst1_ENA
);
`IP_MODULE_NAME(efx_spi_loader_top) #(
.FPGA_ID (1),
.WFIFO_DEPTH_256 (16),
.RFIFO_DEPTH_256 (16),
.ENABLE_DUAL_FLASH (0)
) u_efx_spi_loader_top(
.rstn ( rstn ),
.clkin ( clkin ),
.miso ( miso ),
.sclk ( sclk ),
.nss ( nss ),
.mosi ( mosi ),
.jtag_inst1_CAPTURE ( jtag_inst1_CAPTURE ),
.jtag_inst1_DRCK ( jtag_inst1_DRCK ),
.jtag_inst1_RESET ( jtag_inst1_RESET ),
.jtag_inst1_RUNTEST ( jtag_inst1_RUNTEST ),
.jtag_inst1_SEL ( jtag_inst1_SEL ),
.jtag_inst1_SHIFT ( jtag_inst1_SHIFT ),
.jtag_inst1_TCK ( jtag_inst1_TCK ),
.jtag_inst1_TDI ( jtag_inst1_TDI ),
.jtag_inst1_TMS ( jtag_inst1_TMS ),
.jtag_inst1_UPDATE ( jtag_inst1_UPDATE ),
.jtag_inst1_TDO ( jtag_inst1_TDO ),
.wp_n ( wp_n ),
.hold_n ( hold_n ),
.osc_inst1_ENA ( osc_inst1_ENA )
);
endmodule
//////////////////////////////////////////////////////////////////////
// File: CRC32.v
// Date: Thu Nov 27 13:56:49 2003
//
// Copyright (C) 1999-2003 Easics NV.
// This source file may be used and distributed without restriction
// provided that this copyright statement is not removed from the file
// and that any derivative work contains the original copyright notice
// and the associated disclaimer.
//
// THIS SOURCE FILE IS PROVIDED "AS IS" AND WITHOUT ANY EXPRESS
// OR IMPLIED WARRANTIES, INCLUDING, WITHOUT LIMITATION, THE IMPLIED
// WARRANTIES OF MERCHANTIBILITY AND FITNESS FOR A PARTICULAR PURPOSE.
//
// Purpose: Verilog module containing a synthesizable CRC function
// * polynomial: (0 1 2 4 5 7 8 10 11 12 16 22 23 26 32)
// * data width: 1
//
// Info: janz@easics.be (Jan Zegers)
// http://www.easics.com
//
// Modified by Nathan Yawn for the Advanced Debug Module
// Changes (C) 2008 - 2010 Nathan Yawn
///////////////////////////////////////////////////////////////////////
//
// CVS Revision History
//
// $Log: Revision 1 2019/07/23 05:33:11 GMT cllee $
// First release from Windows
// Revision 1.3 2011-10-24 02:25:11 natey
// Removed extraneous '#1' delays, which were a holdover from the original
// versions in the previous dbg_if core.
//
// Revision 1.2 2010-01-10 22:54:10 Nathan
// Update copyright dates
//
// Revision 1.1 2008/07/22 20:28:29 Nathan
// Changed names of all files and modules (prefixed an a, for advanced). Cleanup, indenting. No functional changes.
//
// Revision 1.3 2008/07/06 20:02:53 Nathan
// Fixes for synthesis with Xilinx ISE (also synthesizable with
// Quartus II 7.0). Ran through dos2unix.
//
// Revision 1.2 2008/06/20 19:22:10 Nathan
// Reversed the direction of the CRC computation shift, for a more
// hardware-efficient implementation.
//
//
//
//
`timescale 1 ps/1 ps
module `IP_MODULE_NAME(adbg_crc32) (clk, data, enable, shift, clr, rstn, crc_out, serial_out);
input clk;
input data;
input enable;
input shift;
input clr;
input rstn;
output [31:0] crc_out;
output serial_out;
reg [31:0] crc;
wire [31:0] new_crc;
// You may notice that the 'poly' in this implementation is backwards.
// This is because the shift is also 'backwards', so that the data can
// be shifted out in the same direction, which saves on logic + routing.
assign new_crc[0] = crc[1];
assign new_crc[1] = crc[2];
assign new_crc[2] = crc[3];
assign new_crc[3] = crc[4];
assign new_crc[4] = crc[5];
assign new_crc[5] = crc[6] ^ data ^ crc[0];
assign new_crc[6] = crc[7];
assign new_crc[7] = crc[8];
assign new_crc[8] = crc[9] ^ data ^ crc[0];
assign new_crc[9] = crc[10] ^ data ^ crc[0];
assign new_crc[10] = crc[11];
assign new_crc[11] = crc[12];
assign new_crc[12] = crc[13];
assign new_crc[13] = crc[14];
assign new_crc[14] = crc[15];
assign new_crc[15] = crc[16] ^ data ^ crc[0];
assign new_crc[16] = crc[17];
assign new_crc[17] = crc[18];
assign new_crc[18] = crc[19];
assign new_crc[19] = crc[20] ^ data ^ crc[0];
assign new_crc[20] = crc[21] ^ data ^ crc[0];
assign new_crc[21] = crc[22] ^ data ^ crc[0];
assign new_crc[22] = crc[23];
assign new_crc[23] = crc[24] ^ data ^ crc[0];
assign new_crc[24] = crc[25] ^ data ^ crc[0];
assign new_crc[25] = crc[26];
assign new_crc[26] = crc[27] ^ data ^ crc[0];
assign new_crc[27] = crc[28] ^ data ^ crc[0];
assign new_crc[28] = crc[29];
assign new_crc[29] = crc[30] ^ data ^ crc[0];
assign new_crc[30] = crc[31] ^ data ^ crc[0];
assign new_crc[31] = data ^ crc[0];
always @ (posedge clk or negedge rstn)
begin
if(~rstn)
crc[31:0] <= 32'hffffffff;
else if(clr)
crc[31:0] <= 32'hffffffff;
else if(enable)
crc[31:0] <= new_crc;
else if (shift)
crc[31:0] <= {1'b0, crc[31:1]};
end
//assign crc_match = (crc == 32'h0);
assign crc_out = crc; //[31];
assign serial_out = crc[0];
endmodule
// adbg_crc32
/////////////////////////////////////////////////////////////////////////////
//
// Copyright (C) 2013-2019 Efinix Inc. All rights reserved.
//
// Dual Clock FIFO
//
//********************************
// Revisions:
// 0.0 Initial rev
// 0.1 Added read/write count, almost full, almost empty signal
//********************************
module `IP_MODULE_NAME(dual_clock_fifo_wrapper)
#(
parameter DATA_WIDTH = 8,
parameter ADDR_WIDTH = 8,
parameter LATENCY = 1,
parameter FIFO_MODE = "STD_FIFO",
parameter RAM_INIT_FILE = "",
/////////////////////////////////////////////////////////////////////////////////////
// compatibility output_reg check_full_overflow check_empty_underflow
/////////////////////////////////////////////////////////////////////////////////////
// E user configurable user configurable user configurable
// X user configurable always on always on
// A always off user configurable user configurable
parameter COMPATIBILITY = "E",
parameter OUTPUT_REG = "TRUE",
parameter CHECK_FULL = "TRUE",
parameter CHECK_EMPTY = "TRUE",
parameter AFULL_THRESHOLD = 512,
parameter AEMPTY_THRESHOLD= 1
)
(
input i_arst,
input i_wclk,
input i_we,
input [DATA_WIDTH-1:0] i_wdata,
input i_rclk,
input i_re,
output o_full,
output o_empty,
output [DATA_WIDTH-1:0] o_rdata,
output o_afull,
output [ADDR_WIDTH-1:0] o_wcnt,
output o_aempty,
output [ADDR_WIDTH-1:0] o_rcnt
);
generate
if (COMPATIBILITY == "X")
begin
if (FIFO_MODE == "BYPASS")
begin
`IP_MODULE_NAME(dual_clock_fifo)
#(
.DATA_WIDTH (DATA_WIDTH),
.ADDR_WIDTH (ADDR_WIDTH),
.LATENCY (LATENCY+4),
.FIFO_MODE (FIFO_MODE),
.RAM_INIT_FILE (RAM_INIT_FILE),
.COMPATIBILITY (COMPATIBILITY),
.OUTPUT_REG ("FALSE"),
.CHECK_FULL ("TRUE"),
.CHECK_EMPTY ("TRUE"),
.AFULL_THRESHOLD (AFULL_THRESHOLD),
.AEMPTY_THRESHOLD (AEMPTY_THRESHOLD)
)
inst_dual_clock_fifo
(
.i_arst (i_arst),
.i_wclk (i_wclk),
.i_we (i_we),
.i_wdata (i_wdata),
.i_rclk (i_rclk),
.i_re (i_re),
.o_full (o_full),
.o_empty (o_empty),
.o_rdata (o_rdata),
.o_afull (o_afull),
.o_wcnt (o_wcnt),
.o_aempty (o_aempty),
.o_rcnt (o_rcnt)
);
end
else
begin
`IP_MODULE_NAME(dual_clock_fifo)
#(
.DATA_WIDTH (DATA_WIDTH),
.ADDR_WIDTH (ADDR_WIDTH),
.LATENCY (LATENCY+2),
.FIFO_MODE (FIFO_MODE),
.RAM_INIT_FILE (RAM_INIT_FILE),
.COMPATIBILITY (COMPATIBILITY),
.OUTPUT_REG (OUTPUT_REG),
.CHECK_FULL ("TRUE"),
.CHECK_EMPTY ("TRUE"),
.AFULL_THRESHOLD (AFULL_THRESHOLD),
.AEMPTY_THRESHOLD (AEMPTY_THRESHOLD)
)
inst_dual_clock_fifo
(
.i_arst (i_arst),
.i_wclk (i_wclk),
.i_we (i_we),
.i_wdata (i_wdata),
.i_rclk (i_rclk),
.i_re (i_re),
.o_full (o_full),
.o_empty (o_empty),
.o_rdata (o_rdata),
.o_afull (o_afull),
.o_wcnt (o_wcnt),
.o_aempty (o_aempty),
.o_rcnt (o_rcnt)
);
end
end
else if (COMPATIBILITY == "A")
begin
`IP_MODULE_NAME(dual_clock_fifo)
#(
.DATA_WIDTH (DATA_WIDTH),
.ADDR_WIDTH (ADDR_WIDTH),
.LATENCY (LATENCY),
.FIFO_MODE (FIFO_MODE),
.RAM_INIT_FILE (RAM_INIT_FILE),
.COMPATIBILITY (COMPATIBILITY),
.OUTPUT_REG ("FALSE"),
.CHECK_FULL (CHECK_FULL),
.CHECK_EMPTY (CHECK_EMPTY),
.AFULL_THRESHOLD (AFULL_THRESHOLD),
.AEMPTY_THRESHOLD (AEMPTY_THRESHOLD)
)
inst_dual_clock_fifo
(
.i_arst (i_arst),
.i_wclk (i_wclk),
.i_we (i_we),
.i_wdata (i_wdata),
.i_rclk (i_rclk),
.i_re (i_re),
.o_full (o_full),
.o_empty (o_empty),
.o_rdata (o_rdata),
.o_afull (o_afull),
.o_wcnt (o_wcnt),
.o_aempty (o_aempty),
.o_rcnt (o_rcnt)
);
end
else
begin
`IP_MODULE_NAME(dual_clock_fifo)
#(
.DATA_WIDTH (DATA_WIDTH),
.ADDR_WIDTH (ADDR_WIDTH),
.LATENCY (LATENCY),
.FIFO_MODE (FIFO_MODE),
.RAM_INIT_FILE (RAM_INIT_FILE),
.COMPATIBILITY (COMPATIBILITY),
.OUTPUT_REG (OUTPUT_REG),
.CHECK_FULL (CHECK_FULL),
.CHECK_EMPTY (CHECK_EMPTY),
.AFULL_THRESHOLD (AFULL_THRESHOLD),
.AEMPTY_THRESHOLD (AEMPTY_THRESHOLD)
)
inst_dual_clock_fifo
(
.i_arst (i_arst),
.i_wclk (i_wclk),
.i_we (i_we),
.i_wdata (i_wdata),
.i_rclk (i_rclk),
.i_re (i_re),
.o_full (o_full),
.o_empty (o_empty),
.o_rdata (o_rdata),
.o_afull (o_afull),
.o_wcnt (o_wcnt),
.o_aempty (o_aempty),
.o_rcnt (o_rcnt)
);
end
endgenerate
endmodule
/////////////////////////////////////////////////////////////////////////////
//
// Copyright (C) 2013-2019 Efinix Inc. All rights reserved.
//
// Dual Clock FIFO
//
//********************************
// Revisions:
// 0.0 Initial rev
// 0.1 Added read/write count, almost full, almost empty signal
//********************************
module `IP_MODULE_NAME(dual_clock_fifo)
#(
parameter DATA_WIDTH = 8,
parameter ADDR_WIDTH = 8,
parameter LATENCY = 1,
parameter FIFO_MODE = "STD_FIFO",
parameter RAM_INIT_FILE = "",
parameter COMPATIBILITY = "E",
parameter OUTPUT_REG = "FALSE",
parameter CHECK_FULL = "TRUE",
parameter CHECK_EMPTY = "TRUE",
parameter AFULL_THRESHOLD = 511,
parameter AEMPTY_THRESHOLD= 1
)
(
input i_arst,
input i_wclk,
input i_we,
input [DATA_WIDTH-1:0] i_wdata,
input i_rclk,
input i_re,
output o_full,
output o_empty,
output [DATA_WIDTH-1:0] o_rdata,
output o_afull,
output [ADDR_WIDTH-1:0] o_wcnt,
output o_aempty,
output [ADDR_WIDTH-1:0] o_rcnt
);
reg [ADDR_WIDTH:0] r_waddrb_1P;
reg r_wflag_1P;
reg [ADDR_WIDTH-1:0]r_waddrg_1P;
reg [ADDR_WIDTH-1:0]r_waddrg_2P;
reg [ADDR_WIDTH:0]r_raddrb_wclk_1P;
reg [ADDR_WIDTH:0]r_raddrb_wclk_neg;
reg [ADDR_WIDTH:0]wr_cnt;
reg [ADDR_WIDTH:0]r_waddrb_rclk_1P;
reg [ADDR_WIDTH:0]r_waddrb_rclk_neg;
reg [ADDR_WIDTH:0]rd_cnt;
reg r_we_1P;
reg r_re_1P;
reg [ADDR_WIDTH:0] r_raddrb_1P;
reg r_rflag_1P;
reg [ADDR_WIDTH-1:0]r_raddrg_1P;
reg r_rflag_2P;
reg [ADDR_WIDTH-1:0]r_raddrg_2P;
reg [LATENCY-1:0] r_empty;
reg [LATENCY:0] r_full;
wire [ADDR_WIDTH:0] w_waddrb_1P;
wire w_wflag_1P;
wire [ADDR_WIDTH-1:0]w_waddrg_1P;
wire [ADDR_WIDTH:0] w_raddrb_1P;
wire w_rflag_1P;
wire [ADDR_WIDTH-1:0]w_raddrg_1P;
wire w_empty;
wire w_full;
wire w_empty_P;
wire w_full_P;
wire w_we;
wire w_re;
wire [ADDR_WIDTH-1:0]w_raddr;
assign w_waddrb_1P = r_waddrb_1P + 1'b1;
assign w_wflag_1P = w_waddrb_1P[ADDR_WIDTH];
assign w_waddrg_1P[ADDR_WIDTH-1] = w_waddrb_1P[ADDR_WIDTH-1] ^ 1'b0;
assign w_waddrg_1P[ADDR_WIDTH-2:0] = w_waddrb_1P[ADDR_WIDTH-2:0] ^ w_waddrb_1P[ADDR_WIDTH-1:1];
assign w_full = ((r_waddrg_1P == r_raddrg_1P) &
(r_wflag_1P != r_rflag_1P))?
1'b1:
(i_we &
((w_waddrg_1P == r_raddrg_2P) &
(w_wflag_1P != r_rflag_2P)))?
1'b1:
1'b0;
always@(posedge i_arst or posedge i_wclk)
begin
if (i_arst) begin
r_raddrb_wclk_1P <= {ADDR_WIDTH+1{1'b0}};
end
else begin
r_raddrb_wclk_1P <= r_raddrb_1P;
end
end
always@(posedge i_arst or posedge i_wclk)
begin
if (i_arst) begin
r_raddrb_wclk_neg <= {ADDR_WIDTH+1{1'b0}};
end
else begin
r_raddrb_wclk_neg <= ~r_raddrb_wclk_1P + 1'b1;
end
end
always@(posedge i_arst or posedge i_wclk)
begin
if (i_arst) begin
wr_cnt <= {ADDR_WIDTH+1{1'b0}};
end
else begin
wr_cnt <= r_waddrb_1P + r_raddrb_wclk_neg;
end
end
always@(posedge i_arst or posedge i_rclk)
begin
if (i_arst) begin
r_waddrb_rclk_1P <= {ADDR_WIDTH+1{1'b0}};
end
else begin
r_waddrb_rclk_1P <= r_waddrb_1P;
end
end
always@(posedge i_arst or posedge i_rclk)
begin
if (i_arst) begin
r_waddrb_rclk_neg <= {ADDR_WIDTH+1{1'b0}};
end
else begin
r_waddrb_rclk_neg <= ~r_waddrb_rclk_1P;
end
end
always@(posedge i_arst or posedge i_rclk)
begin
if (i_arst) begin
rd_cnt <= {ADDR_WIDTH+1{1'b0}};
end
else begin
rd_cnt <= r_raddrb_1P + r_waddrb_rclk_neg;
end
end
always@(posedge i_arst or posedge i_wclk)
begin
if (i_arst)
begin
r_we_1P <= 1'b0;
r_waddrb_1P <= {ADDR_WIDTH{1'b0}};
r_wflag_1P <= 1'b0;
r_waddrg_1P <= {ADDR_WIDTH{1'b0}};
r_waddrg_2P <= {ADDR_WIDTH{1'b0}};
r_full[0] <= 1'b0;
end
else
begin
r_we_1P <= 1'b0;
if (CHECK_FULL == "TRUE")
begin
if (i_we & ~w_full_P)
begin
r_we_1P <= 1'b1;
r_waddrb_1P <= w_waddrb_1P;
r_wflag_1P <= w_wflag_1P;
r_waddrg_1P <= w_waddrg_1P;
end
end
else
begin
if (i_we)
begin
r_we_1P <= 1'b1;
r_waddrb_1P <= w_waddrb_1P;
r_wflag_1P <= w_wflag_1P;
r_waddrg_1P <= w_waddrg_1P;
end
end
if (r_we_1P)
r_waddrg_2P <= r_waddrg_1P;
r_full[0] <= w_full;
end
end
assign w_raddrb_1P = r_raddrb_1P + 1'b1;
assign w_rflag_1P = w_raddrb_1P[ADDR_WIDTH];
assign w_raddrg_1P[ADDR_WIDTH-1] = w_raddrb_1P[ADDR_WIDTH-1] ^ 1'b0;
assign w_raddrg_1P[ADDR_WIDTH-2:0] = w_raddrb_1P[ADDR_WIDTH-2:0] ^ w_raddrb_1P[ADDR_WIDTH-1:1];
assign w_empty = ((r_waddrg_2P == r_raddrg_1P) &
(r_wflag_1P == r_rflag_2P))?
1'b1:
(i_re &
((r_waddrg_1P == r_raddrg_1P) &
(r_wflag_1P == r_rflag_1P)))?
1'b1:
1'b0;
always@(posedge i_arst or posedge i_rclk)
begin
if (i_arst)
begin
r_re_1P <= 1'b0;
r_raddrb_1P <= {ADDR_WIDTH{1'b0}};
r_rflag_1P <= 1'b0;
r_raddrg_1P <= {ADDR_WIDTH{1'b0}};
r_rflag_2P <= 1'b0;
r_raddrg_2P <= {ADDR_WIDTH{1'b0}};
r_empty[0] <= 1'b1;
end
else
begin
r_re_1P <= 1'b0;
if (CHECK_FULL == "TRUE")
begin
if (i_re & ~w_empty_P)
begin
r_re_1P <= 1'b1;
r_raddrb_1P <= w_raddrb_1P;
r_rflag_1P <= w_rflag_1P;
r_raddrg_1P <= w_raddrg_1P;
end
end
else
begin
if (i_re)
begin
r_re_1P <= 1'b1;
r_raddrb_1P <= w_raddrb_1P;
r_rflag_1P <= w_rflag_1P;
r_raddrg_1P <= w_raddrg_1P;
end
end
if (r_re_1P)
begin
r_raddrg_2P <= r_raddrg_1P;
r_rflag_2P <= r_rflag_1P;
end
r_empty[0] <= w_empty;
end
end
genvar i, j;
generate
for (i=1; i<LATENCY; i=i+1)
begin: pipe_empty
always@(posedge i_arst or posedge i_rclk)
begin
if (i_arst)
r_empty[i] <= 1'b1;
else
r_empty[i] <= r_empty[i-1];
end
end
assign w_empty_P = w_empty | r_empty[LATENCY-1];
for (j=1; j<LATENCY+1; j=j+1)
begin: pipe_full
always@(posedge i_arst or posedge i_wclk)
begin
if (i_arst)
r_full[j] <= 1'b0;
else
r_full[j] <= r_full[j-1];
end
end
if (COMPATIBILITY == "X")
if (FIFO_MODE == "BYPASS")
assign w_full_P = r_full[0] | r_full[LATENCY-2];
else
assign w_full_P = r_full[0] | r_full[LATENCY];
else
assign w_full_P = r_full[0] | r_full[LATENCY-1];
if (CHECK_FULL == "TRUE")
assign w_we = i_we & ~w_full_P;
else
assign w_we = i_we;
if (FIFO_MODE == "BYPASS")
begin
assign w_re = 1'b1;
if (CHECK_EMPTY == "TRUE")
assign w_raddr = (i_re & ~w_empty_P)?
w_raddrg_1P[ADDR_WIDTH-1:0]:
r_raddrg_1P[ADDR_WIDTH-1:0];
else
assign w_raddr = (i_re)?
w_raddrg_1P[ADDR_WIDTH-1:0]:
r_raddrg_1P[ADDR_WIDTH-1:0];
end
else
begin
if (CHECK_EMPTY == "TRUE")
assign w_re = i_re & ~w_empty_P;
else
assign w_re = i_re;
assign w_raddr = r_raddrg_1P[ADDR_WIDTH-1:0];
end
`IP_MODULE_NAME(simple_dual_port_ram)
#(
.DATA_WIDTH(DATA_WIDTH),
.ADDR_WIDTH(ADDR_WIDTH),
.OUTPUT_REG(OUTPUT_REG),
.RAM_INIT_FILE(RAM_INIT_FILE)
)
inst_simple_dual_port_ram
(
.wdata(i_wdata),
.waddr(r_waddrg_1P[ADDR_WIDTH-1:0]),
.raddr(w_raddr),
.we(w_we),
.wclk(i_wclk),
.re(w_re),
.rclk(i_rclk),
.rdata(o_rdata)
);
endgenerate
assign o_empty = w_empty_P;
assign o_full = w_full_P;
//assign o_aempty= w_empty_P;
assign o_aempty= w_empty_P | (rd_cnt[ADDR_WIDTH-1] & rd_cnt[ADDR_WIDTH-2] & rd_cnt[ADDR_WIDTH-3]);
//assign o_wcnt = r_waddrb_1P;
assign o_wcnt = wr_cnt[ADDR_WIDTH] ? {ADDR_WIDTH{1'b1}} : wr_cnt[ADDR_WIDTH-1:0];
//assign o_afull = w_full_P;
assign o_afull = w_full_P | wr_cnt[ADDR_WIDTH] | (wr_cnt[ADDR_WIDTH-1] & wr_cnt[ADDR_WIDTH-2] & wr_cnt[ADDR_WIDTH-3]);
//assign o_rcnt = r_raddrb_1P;
assign o_rcnt = w_full_P ? {ADDR_WIDTH{1'b0}} : rd_cnt[ADDR_WIDTH-1:0];
endmodule
/////////////////////////////////////////////////////////////////////////////////
//
// Copyright 2013-2019, Efinix Inc., all rights reserved.
//
// Description:
// This is EFX_SPI_LOADER_TOP to allow customer load the bitstream into SPI
// Flash.
//
//
//
// ------------------------------------------------------------------------------
// REVISION:
// 1.0 : Initial Release
/////////////////////////////////////////////////////////////////////////////////
`resetall
`timescale 1 ps/1 ps
//`include "dbg_defines.v"
module `IP_MODULE_NAME(efx_dbg_hub) #(
parameter DR_WIDTH = 82
)(
// Xilinx BSCANE2 interface
bscan_CAPTURE,
bscan_DRCK,
bscan_RESET,
bscan_RUNTEST,
bscan_SEL,
bscan_SHIFT,
bscan_TCK,
bscan_TDI,
bscan_TMS,
bscan_UPDATE,
bscan_TDO,
// adv_dbg_if interface used in PULPino, from OpenCores
dbg_module_selects_o,
dbg_module_inhibit_i,
dbg_module_tdo_i,
dbg_data_register_o
);
localparam ID_WIDTH = 4;
localparam CS_WIDTH = (1 << ID_WIDTH) - 1;
input bscan_CAPTURE;
input bscan_DRCK;
input bscan_RESET;
input bscan_RUNTEST;
input bscan_SEL;
input bscan_SHIFT;
input bscan_TCK;
input bscan_TDI;
input bscan_TMS;
input bscan_UPDATE;
output bscan_TDO;
output [CS_WIDTH-1:0] dbg_module_selects_o;
input [CS_WIDTH-1:0] dbg_module_inhibit_i;
input [CS_WIDTH-1:0] dbg_module_tdo_i;
output [DR_WIDTH-1:0] dbg_data_register_o;
reg [DR_WIDTH-1:0] shift_register;
wire hub_cmd;
wire [ID_WIDTH-1:0] module_id_in;
reg [ID_WIDTH-1:0] module_id_reg;
wire select_inhibit;
reg [CS_WIDTH-1:0] module_selects;
reg tdo_mux_o;
assign hub_cmd = shift_register[DR_WIDTH-1];
assign module_id_in = shift_register[DR_WIDTH-2 -: ID_WIDTH];
assign dbg_data_register_o = shift_register;
assign select_inhibit = | dbg_module_inhibit_i;
always @(posedge bscan_TCK) begin
if (bscan_RESET)
shift_register <= 'h0;
else if (bscan_SEL && bscan_SHIFT)
shift_register <= {bscan_TDI, shift_register[DR_WIDTH-1:1]};
end
always @(posedge bscan_TCK) begin
if (bscan_RESET)
module_id_reg <= 'h0;
else if (bscan_SEL && hub_cmd && bscan_UPDATE && !select_inhibit)
module_id_reg <= module_id_in;
end
integer i;
// one-hot select from id
always @(*) begin
for (i = 0; i < CS_WIDTH; i = i + 1) begin
if (module_id_reg == i + 1)
module_selects[i] <= 1'b1;
else
module_selects[i] <= 1'b0;
end
end
assign dbg_module_selects_o = module_selects;
// hard-coded 16-to-1 mux
always @(*) begin
case (module_id_reg)
'h1: tdo_mux_o = dbg_module_tdo_i[0];
'h2: tdo_mux_o = dbg_module_tdo_i[1];
'h3: tdo_mux_o = dbg_module_tdo_i[2];
'h4: tdo_mux_o = dbg_module_tdo_i[3];
'h5: tdo_mux_o = dbg_module_tdo_i[4];
'h6: tdo_mux_o = dbg_module_tdo_i[5];
'h7: tdo_mux_o = dbg_module_tdo_i[6];
'h8: tdo_mux_o = dbg_module_tdo_i[7];
'h9: tdo_mux_o = dbg_module_tdo_i[8];
'ha: tdo_mux_o = dbg_module_tdo_i[9];
'hb: tdo_mux_o = dbg_module_tdo_i[10];
'hc: tdo_mux_o = dbg_module_tdo_i[11];
'hd: tdo_mux_o = dbg_module_tdo_i[12];
'he: tdo_mux_o = dbg_module_tdo_i[13];
'hf: tdo_mux_o = dbg_module_tdo_i[14];
default: tdo_mux_o = 1'b0;
endcase
end
assign bscan_TDO = tdo_mux_o;
endmodule
/////////////////////////////////////////////////////////////////////////////////
//
// Copyright 2013-2019, Efinix Inc., all rights reserved.
//
// Description:
// EFX PGM SPI is a bridge between the EFX_DBG_HUB and EFX_SPI_SHIFTER block.
//
//
//
// ------------------------------------------------------------------------------
// REVISION:
// 1.0 Initial Release
/////////////////////////////////////////////////////////////////////////////////
`resetall
`timescale 1 ps/1 ps
//Internal Register Address of the Configured SPI Controller
`define INTREG_CORE_ID0 9'h00
`define INTREG_CORE_ID1 9'h55
`define INTREG_TEST0 9'hAA
`define INTREG_TEST1 9'h7F
`define INTREG_FPGA_ID 9'h7E
`define INTREG_WFIFO0 9'h01 //Lower 8 bit of WFIFO Depth
`define INTREG_WFIFO1 9'h02 //Upper 8 bit of WFIFO Depth
`define INTREG_RFIFO0 9'h03 //Lower 8 bit of RFIFO Depth
`define INTREG_RFIFO1 9'h04 //Upper 8 bit of RFIFO Depth
`define INTREG_IP_STATUS 9'h05
`define INTREG_IP_CMD 9'h06 //SPI Flash Command Instructions
`define INTREG_SPI_FLASH_ADDR_0 9'h07
`define INTREG_SPI_FLASH_ADDR_1 9'h08
`define INTREG_SPI_FLASH_ADDR_2 9'h09
`define INTREG_SPI_FLASH_ADDR_3 9'h0A
`define INTREG_CONFIG_USR_CHANNEL 9'h0B
`define INTREG_CONFIG_SCLK 9'h0C
`define INTREG_IP_INSTR 9'h0D //SPI Flash Command Instructions
`define INTREG_WFIFO_BURST_SIZE 9'h0E
`define INTREG_RFIFO_BURST_SIZE 9'h0F
`define INTREG_WBURST_JT_DLY 9'h10 //JTAG Chain Delay During Write Burst.
//EFX SPI SHIFTER CTL Register.
`define INTREG_SPI_FLASH_DUAL_MODE 9'hFD
`define INTREG_SPI_FLASH_SELECT 9'hFE
//EFX SPI SHIFTER CTL Register.
`define INTREG_CONFIG_RW_START 9'hFF
//SPI MASTER STATUS REGISTERS
`define INTREG_SPI_FSM_STAT 9'h100
`define INTREG_SPI_MF_ID 9'h101
`define INTREG_SPI_DEVICE_ID 9'h102
`define INTREG_SPI_JEDEC_ID0 9'h103
`define INTREG_SPI_JEDEC_ID1 9'h104
`define INTREG_SPI_UNIQ_ID0 9'h105
`define INTREG_SPI_UNIQ_ID1 9'h106
`define INTREG_SPI_UNIQ_ID2 9'h107
`define INTREG_SPI_UNIQ_ID3 9'h108
`define INTREG_SPI_UNIQ_ID4 9'h109
`define INTREG_SPI_UNIQ_ID5 9'h10A
`define INTREG_SPI_UNIQ_ID6 9'h10B
`define INTREG_SPI_UNIQ_ID7 9'h10C
`define INTREG_SPI_RD_STATUS0 9'h10D
`define INTREG_SPI_RD_STATUS1 9'h10E
`define INTREG_SPI_RD_STATUS2 9'h10F
`define INTREG_SPI_WR_STATUS0 9'h110
`define INTREG_SPI_WR_STATUS1 9'h111
`define INTREG_SPI_WR_STATUS2 9'h112
`define INTREG_SPI_JEDEC_ID2 9'h113
`define INTREG_SPI_WR_NONVOLATILE_CONFIG 9'h114
`define INTREG_SPI_RD_NONVOLATILE_CONFIG 9'h115
`define INTREG_SPI_WR_NONVOLATILE1_CONFIG 9'h116
`define INTREG_SPI_RD_NONVOLATILE1_CONFIG 9'h117
`define INTREG_SPI_WR_STATUS0_16B 9'h118
module `IP_MODULE_NAME(efx_pgm_spi)
#(
parameter WFIFO_DEPTH_256 = 8'd60,
parameter RFIFO_DEPTH_256 = 8'd60,
parameter DR_WIDTH = 82,
parameter FPGA_ID = 8'd1
)
(
input clkin,
output reg JTAG_lock,
input JTAG_locked,
//Status