Skip to content

Commit

Permalink
Add comment
Browse files Browse the repository at this point in the history
  • Loading branch information
leonardt committed May 16, 2019
1 parent e3b1241 commit 1258e99
Showing 1 changed file with 3 additions and 0 deletions.
3 changes: 3 additions & 0 deletions fault/system_verilog_target.py
Original file line number Diff line number Diff line change
Expand Up @@ -282,6 +282,9 @@ def run(self, actions):
print(f"Running command: {cmd}")
assert not subprocess.call(cmd, cwd=self.directory, shell=True)
if self.simulator == "vcs":
# VCS doesn't set the return code when a simulation exits with an
# error, so we check the result of stdout to see if "Error" is
# present
result = subprocess.run("./simv", cwd=self.directory, shell=True,
capture_output=True)
assert not result.returncode, "Running vcs binary failed"
Expand Down

0 comments on commit 1258e99

Please sign in to comment.