Add t_tr, vil_rel, vih_rel to VerilogAMSTarget

[sgherbst]

These options are available for the SPICE target but not the VerilogAMS target. Adding these features would entail updates to gen_amscf, most likely in the lines of code that produce the amsd block.