-
Notifications
You must be signed in to change notification settings - Fork 652
/
mlx5.c
1634 lines (1343 loc) · 43.6 KB
/
mlx5.c
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
/*
* Copyright (c) 2012 Mellanox Technologies, Inc. All rights reserved.
*
* This software is available to you under a choice of one of two
* licenses. You may choose to be licensed under the terms of the GNU
* General Public License (GPL) Version 2, available from the file
* COPYING in the main directory of this source tree, or the
* OpenIB.org BSD license below:
*
* Redistribution and use in source and binary forms, with or
* without modification, are permitted provided that the following
* conditions are met:
*
* - Redistributions of source code must retain the above
* copyright notice, this list of conditions and the following
* disclaimer.
*
* - Redistributions in binary form must reproduce the above
* copyright notice, this list of conditions and the following
* disclaimer in the documentation and/or other materials
* provided with the distribution.
*
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
* EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
* NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
* BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
* ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
* CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
* SOFTWARE.
*/
#define _GNU_SOURCE
#include <config.h>
#include <stdio.h>
#include <stdlib.h>
#include <unistd.h>
#include <errno.h>
#include <sys/mman.h>
#include <pthread.h>
#include <string.h>
#include <sched.h>
#include <sys/param.h>
#include <util/symver.h>
#include "mlx5.h"
#include "mlx5-abi.h"
#include "wqe.h"
#include "mlx5_ifc.h"
static void mlx5_free_context(struct ibv_context *ibctx);
#ifndef CPU_OR
#define CPU_OR(x, y, z) do {} while (0)
#endif
#ifndef CPU_EQUAL
#define CPU_EQUAL(x, y) 1
#endif
#define HCA(v, d) VERBS_PCI_MATCH(PCI_VENDOR_ID_##v, d, NULL)
static const struct verbs_match_ent hca_table[] = {
VERBS_DRIVER_ID(RDMA_DRIVER_MLX5),
HCA(MELLANOX, 0x1011), /* MT4113 Connect-IB */
HCA(MELLANOX, 0x1012), /* Connect-IB Virtual Function */
HCA(MELLANOX, 0x1013), /* ConnectX-4 */
HCA(MELLANOX, 0x1014), /* ConnectX-4 Virtual Function */
HCA(MELLANOX, 0x1015), /* ConnectX-4LX */
HCA(MELLANOX, 0x1016), /* ConnectX-4LX Virtual Function */
HCA(MELLANOX, 0x1017), /* ConnectX-5, PCIe 3.0 */
HCA(MELLANOX, 0x1018), /* ConnectX-5 Virtual Function */
HCA(MELLANOX, 0x1019), /* ConnectX-5 Ex */
HCA(MELLANOX, 0x101a), /* ConnectX-5 Ex VF */
HCA(MELLANOX, 0x101b), /* ConnectX-6 */
HCA(MELLANOX, 0x101c), /* ConnectX-6 VF */
HCA(MELLANOX, 0x101d), /* ConnectX-6 DX */
HCA(MELLANOX, 0x101e), /* ConnectX family mlx5Gen Virtual Function */
HCA(MELLANOX, 0x101f), /* ConnectX-6 LX */
HCA(MELLANOX, 0x1021), /* ConnectX-7 */
HCA(MELLANOX, 0xa2d2), /* BlueField integrated ConnectX-5 network controller */
HCA(MELLANOX, 0xa2d3), /* BlueField integrated ConnectX-5 network controller VF */
HCA(MELLANOX, 0xa2d6), /* BlueField-2 integrated ConnectX-6 Dx network controller */
{}
};
uint32_t mlx5_debug_mask = 0;
int mlx5_freeze_on_error_cqe;
static const struct verbs_context_ops mlx5_ctx_common_ops = {
.query_device = mlx5_query_device,
.query_port = mlx5_query_port,
.alloc_pd = mlx5_alloc_pd,
.async_event = mlx5_async_event,
.dealloc_pd = mlx5_free_pd,
.reg_mr = mlx5_reg_mr,
.rereg_mr = mlx5_rereg_mr,
.dereg_mr = mlx5_dereg_mr,
.alloc_mw = mlx5_alloc_mw,
.dealloc_mw = mlx5_dealloc_mw,
.bind_mw = mlx5_bind_mw,
.create_cq = mlx5_create_cq,
.poll_cq = mlx5_poll_cq,
.req_notify_cq = mlx5_arm_cq,
.cq_event = mlx5_cq_event,
.resize_cq = mlx5_resize_cq,
.destroy_cq = mlx5_destroy_cq,
.create_srq = mlx5_create_srq,
.modify_srq = mlx5_modify_srq,
.query_srq = mlx5_query_srq,
.destroy_srq = mlx5_destroy_srq,
.post_srq_recv = mlx5_post_srq_recv,
.create_qp = mlx5_create_qp,
.query_qp = mlx5_query_qp,
.modify_qp = mlx5_modify_qp,
.destroy_qp = mlx5_destroy_qp,
.post_send = mlx5_post_send,
.post_recv = mlx5_post_recv,
.create_ah = mlx5_create_ah,
.destroy_ah = mlx5_destroy_ah,
.attach_mcast = mlx5_attach_mcast,
.detach_mcast = mlx5_detach_mcast,
.advise_mr = mlx5_advise_mr,
.alloc_dm = mlx5_alloc_dm,
.alloc_parent_domain = mlx5_alloc_parent_domain,
.alloc_td = mlx5_alloc_td,
.attach_counters_point_flow = mlx5_attach_counters_point_flow,
.close_xrcd = mlx5_close_xrcd,
.create_counters = mlx5_create_counters,
.create_cq_ex = mlx5_create_cq_ex,
.create_flow = mlx5_create_flow,
.create_flow_action_esp = mlx5_create_flow_action_esp,
.create_qp_ex = mlx5_create_qp_ex,
.create_rwq_ind_table = mlx5_create_rwq_ind_table,
.create_srq_ex = mlx5_create_srq_ex,
.create_wq = mlx5_create_wq,
.dealloc_td = mlx5_dealloc_td,
.destroy_counters = mlx5_destroy_counters,
.destroy_flow = mlx5_destroy_flow,
.destroy_flow_action = mlx5_destroy_flow_action,
.destroy_rwq_ind_table = mlx5_destroy_rwq_ind_table,
.destroy_wq = mlx5_destroy_wq,
.free_dm = mlx5_free_dm,
.get_srq_num = mlx5_get_srq_num,
.modify_cq = mlx5_modify_cq,
.modify_flow_action_esp = mlx5_modify_flow_action_esp,
.modify_qp_rate_limit = mlx5_modify_qp_rate_limit,
.modify_wq = mlx5_modify_wq,
.open_qp = mlx5_open_qp,
.open_xrcd = mlx5_open_xrcd,
.post_srq_ops = mlx5_post_srq_ops,
.query_device_ex = mlx5_query_device_ex,
.query_ece = mlx5_query_ece,
.query_rt_values = mlx5_query_rt_values,
.read_counters = mlx5_read_counters,
.reg_dm_mr = mlx5_reg_dm_mr,
.alloc_null_mr = mlx5_alloc_null_mr,
.free_context = mlx5_free_context,
.set_ece = mlx5_set_ece,
};
static const struct verbs_context_ops mlx5_ctx_cqev1_ops = {
.poll_cq = mlx5_poll_cq_v1,
};
static int read_number_from_line(const char *line, int *value)
{
const char *ptr;
ptr = strchr(line, ':');
if (!ptr)
return 1;
++ptr;
*value = atoi(ptr);
return 0;
}
/**
* The function looks for the first free user-index in all the
* user-index tables. If all are used, returns -1, otherwise
* a valid user-index.
* In case the reference count of the table is zero, it means the
* table is not in use and wasn't allocated yet, therefore the
* mlx5_store_uidx allocates the table, and increment the reference
* count on the table.
*/
static int32_t get_free_uidx(struct mlx5_context *ctx)
{
int32_t tind;
int32_t i;
for (tind = 0; tind < MLX5_UIDX_TABLE_SIZE; tind++) {
if (ctx->uidx_table[tind].refcnt < MLX5_UIDX_TABLE_MASK)
break;
}
if (tind == MLX5_UIDX_TABLE_SIZE)
return -1;
if (!ctx->uidx_table[tind].refcnt)
return tind << MLX5_UIDX_TABLE_SHIFT;
for (i = 0; i < MLX5_UIDX_TABLE_MASK + 1; i++) {
if (!ctx->uidx_table[tind].table[i])
break;
}
return (tind << MLX5_UIDX_TABLE_SHIFT) | i;
}
int32_t mlx5_store_uidx(struct mlx5_context *ctx, void *rsc)
{
int32_t tind;
int32_t ret = -1;
int32_t uidx;
pthread_mutex_lock(&ctx->uidx_table_mutex);
uidx = get_free_uidx(ctx);
if (uidx < 0)
goto out;
tind = uidx >> MLX5_UIDX_TABLE_SHIFT;
if (!ctx->uidx_table[tind].refcnt) {
ctx->uidx_table[tind].table = calloc(MLX5_UIDX_TABLE_MASK + 1,
sizeof(struct mlx5_resource *));
if (!ctx->uidx_table[tind].table)
goto out;
}
++ctx->uidx_table[tind].refcnt;
ctx->uidx_table[tind].table[uidx & MLX5_UIDX_TABLE_MASK] = rsc;
ret = uidx;
out:
pthread_mutex_unlock(&ctx->uidx_table_mutex);
return ret;
}
void mlx5_clear_uidx(struct mlx5_context *ctx, uint32_t uidx)
{
int tind = uidx >> MLX5_UIDX_TABLE_SHIFT;
pthread_mutex_lock(&ctx->uidx_table_mutex);
if (!--ctx->uidx_table[tind].refcnt)
free(ctx->uidx_table[tind].table);
else
ctx->uidx_table[tind].table[uidx & MLX5_UIDX_TABLE_MASK] = NULL;
pthread_mutex_unlock(&ctx->uidx_table_mutex);
}
static int mlx5_is_sandy_bridge(int *num_cores)
{
char line[128];
FILE *fd;
int rc = 0;
int cur_cpu_family = -1;
int cur_cpu_model = -1;
fd = fopen("/proc/cpuinfo", "r");
if (!fd)
return 0;
*num_cores = 0;
while (fgets(line, 128, fd)) {
int value;
/* if this is information on new processor */
if (!strncmp(line, "processor", 9)) {
++*num_cores;
cur_cpu_family = -1;
cur_cpu_model = -1;
} else if (!strncmp(line, "cpu family", 10)) {
if ((cur_cpu_family < 0) && (!read_number_from_line(line, &value)))
cur_cpu_family = value;
} else if (!strncmp(line, "model", 5)) {
if ((cur_cpu_model < 0) && (!read_number_from_line(line, &value)))
cur_cpu_model = value;
}
/* if this is a Sandy Bridge CPU */
if ((cur_cpu_family == 6) &&
(cur_cpu_model == 0x2A || (cur_cpu_model == 0x2D) ))
rc = 1;
}
fclose(fd);
return rc;
}
/*
man cpuset
This format displays each 32-bit word in hexadecimal (using ASCII characters "0" - "9" and "a" - "f"); words
are filled with leading zeros, if required. For masks longer than one word, a comma separator is used between
words. Words are displayed in big-endian order, which has the most significant bit first. The hex digits
within a word are also in big-endian order.
The number of 32-bit words displayed is the minimum number needed to display all bits of the bitmask, based on
the size of the bitmask.
Examples of the Mask Format:
00000001 # just bit 0 set
40000000,00000000,00000000 # just bit 94 set
000000ff,00000000 # bits 32-39 set
00000000,000E3862 # 1,5,6,11-13,17-19 set
A mask with bits 0, 1, 2, 4, 8, 16, 32, and 64 set displays as:
00000001,00000001,00010117
The first "1" is for bit 64, the second for bit 32, the third for bit 16, the fourth for bit 8, the fifth for
bit 4, and the "7" is for bits 2, 1, and 0.
*/
static void mlx5_local_cpu_set(struct ibv_device *ibdev, cpu_set_t *cpu_set)
{
char *p, buf[1024] = {};
char *env_value;
uint32_t word;
int i, k;
env_value = getenv("MLX5_LOCAL_CPUS");
if (env_value)
strncpy(buf, env_value, sizeof(buf) - 1);
else {
char fname[MAXPATHLEN];
FILE *fp;
snprintf(fname, MAXPATHLEN, "/sys/class/infiniband/%s/device/local_cpus",
ibv_get_device_name(ibdev));
fp = fopen(fname, "r");
if (!fp) {
fprintf(stderr, PFX "Warning: can not get local cpu set: failed to open %s\n", fname);
return;
}
if (!fgets(buf, sizeof(buf), fp)) {
fprintf(stderr, PFX "Warning: can not get local cpu set: failed to read cpu mask\n");
fclose(fp);
return;
}
fclose(fp);
}
p = strrchr(buf, ',');
if (!p)
p = buf;
i = 0;
do {
if (*p == ',') {
*p = 0;
p ++;
}
word = strtoul(p, NULL, 16);
for (k = 0; word; ++k, word >>= 1)
if (word & 1)
CPU_SET(k+i, cpu_set);
if (p == buf)
break;
p = strrchr(buf, ',');
if (!p)
p = buf;
i += 32;
} while (i < CPU_SETSIZE);
}
static int mlx5_enable_sandy_bridge_fix(struct ibv_device *ibdev)
{
cpu_set_t my_cpus, dev_local_cpus, result_set;
int stall_enable;
int ret;
int num_cores;
if (!mlx5_is_sandy_bridge(&num_cores))
return 0;
/* by default enable stall on sandy bridge arch */
stall_enable = 1;
/*
* check if app is bound to cpu set that is inside
* of device local cpu set. Disable stalling if true
*/
/* use static cpu set - up to CPU_SETSIZE (1024) cpus/node */
CPU_ZERO(&my_cpus);
CPU_ZERO(&dev_local_cpus);
CPU_ZERO(&result_set);
ret = sched_getaffinity(0, sizeof(my_cpus), &my_cpus);
if (ret == -1) {
if (errno == EINVAL)
fprintf(stderr, PFX "Warning: my cpu set is too small\n");
else
fprintf(stderr, PFX "Warning: failed to get my cpu set\n");
goto out;
}
/* get device local cpu set */
mlx5_local_cpu_set(ibdev, &dev_local_cpus);
/* check if my cpu set is in dev cpu */
CPU_OR(&result_set, &my_cpus, &dev_local_cpus);
stall_enable = CPU_EQUAL(&result_set, &dev_local_cpus) ? 0 : 1;
out:
return stall_enable;
}
static void mlx5_read_env(struct ibv_device *ibdev, struct mlx5_context *ctx)
{
char *env_value;
env_value = getenv("MLX5_STALL_CQ_POLL");
if (env_value)
/* check if cq stall is enforced by user */
ctx->stall_enable = (strcmp(env_value, "0")) ? 1 : 0;
else
/* autodetect if we need to do cq polling */
ctx->stall_enable = mlx5_enable_sandy_bridge_fix(ibdev);
env_value = getenv("MLX5_STALL_NUM_LOOP");
if (env_value)
mlx5_stall_num_loop = atoi(env_value);
env_value = getenv("MLX5_STALL_CQ_POLL_MIN");
if (env_value)
mlx5_stall_cq_poll_min = atoi(env_value);
env_value = getenv("MLX5_STALL_CQ_POLL_MAX");
if (env_value)
mlx5_stall_cq_poll_max = atoi(env_value);
env_value = getenv("MLX5_STALL_CQ_INC_STEP");
if (env_value)
mlx5_stall_cq_inc_step = atoi(env_value);
env_value = getenv("MLX5_STALL_CQ_DEC_STEP");
if (env_value)
mlx5_stall_cq_dec_step = atoi(env_value);
ctx->stall_adaptive_enable = 0;
ctx->stall_cycles = 0;
if (mlx5_stall_num_loop < 0) {
ctx->stall_adaptive_enable = 1;
ctx->stall_cycles = mlx5_stall_cq_poll_min;
}
}
static int get_total_uuars(int page_size)
{
int size = MLX5_DEF_TOT_UUARS;
int uuars_in_page;
char *env;
env = getenv("MLX5_TOTAL_UUARS");
if (env)
size = atoi(env);
if (size < 1)
return -EINVAL;
uuars_in_page = page_size / MLX5_ADAPTER_PAGE_SIZE * MLX5_NUM_NON_FP_BFREGS_PER_UAR;
size = max(uuars_in_page, size);
size = align(size, MLX5_NUM_NON_FP_BFREGS_PER_UAR);
if (size > MLX5_MAX_BFREGS)
return -ENOMEM;
return size;
}
static void open_debug_file(struct mlx5_context *ctx)
{
char *env;
env = getenv("MLX5_DEBUG_FILE");
if (!env) {
ctx->dbg_fp = stderr;
return;
}
ctx->dbg_fp = fopen(env, "aw+");
if (!ctx->dbg_fp) {
fprintf(stderr, "Failed opening debug file %s, using stderr\n", env);
ctx->dbg_fp = stderr;
return;
}
}
static void close_debug_file(struct mlx5_context *ctx)
{
if (ctx->dbg_fp && ctx->dbg_fp != stderr)
fclose(ctx->dbg_fp);
}
static void set_debug_mask(void)
{
char *env;
env = getenv("MLX5_DEBUG_MASK");
if (env)
mlx5_debug_mask = strtol(env, NULL, 0);
}
static void set_freeze_on_error(void)
{
char *env;
env = getenv("MLX5_FREEZE_ON_ERROR_CQE");
if (env)
mlx5_freeze_on_error_cqe = strtol(env, NULL, 0);
}
static int get_always_bf(void)
{
char *env;
env = getenv("MLX5_POST_SEND_PREFER_BF");
if (!env)
return 1;
return strcmp(env, "0") ? 1 : 0;
}
static int get_shut_up_bf(void)
{
char *env;
env = getenv("MLX5_SHUT_UP_BF");
if (!env)
return 0;
return strcmp(env, "0") ? 1 : 0;
}
static int get_num_low_lat_uuars(int tot_uuars)
{
char *env;
int num = 4;
env = getenv("MLX5_NUM_LOW_LAT_UUARS");
if (env)
num = atoi(env);
if (num < 0)
return -EINVAL;
num = max(num, tot_uuars - MLX5_MED_BFREGS_TSHOLD);
return num;
}
/* The library allocates an array of uuar contexts. The one in index zero does
* not to execersize odd/even policy so it can avoid a lock but it may not use
* blue flame. The upper ones, low_lat_uuars can use blue flame with no lock
* since they are assigned to one QP only. The rest can use blue flame but since
* they are shared they need a lock
*/
static int need_uuar_lock(struct mlx5_context *ctx, int uuarn)
{
int i;
if (uuarn == 0 || mlx5_single_threaded)
return 0;
i = (uuarn / 2) + (uuarn % 2);
if (i >= ctx->tot_uuars - ctx->low_lat_uuars)
return 0;
return 1;
}
static int single_threaded_app(void)
{
char *env;
env = getenv("MLX5_SINGLE_THREADED");
if (env)
return strcmp(env, "1") ? 0 : 1;
return 0;
}
static int mlx5_cmd_get_context(struct mlx5_context *context,
struct mlx5_alloc_ucontext *req,
size_t req_len,
struct mlx5_alloc_ucontext_resp *resp,
size_t resp_len)
{
struct verbs_context *verbs_ctx = &context->ibv_ctx;
if (!ibv_cmd_get_context(verbs_ctx, &req->ibv_cmd,
req_len, &resp->ibv_resp, resp_len))
return 0;
/* The ibv_cmd_get_context fails in older kernels when passing
* a request length that the kernel doesn't know.
* To avoid breaking compatibility of new libmlx5 and older
* kernels, when ibv_cmd_get_context fails with the full
* request length, we try once again with the legacy length.
* We repeat this process while reducing requested size based
* on the feature input size. To avoid this in the future, we
* will remove the check in kernel that requires fields unknown
* to the kernel to be cleared. This will require that any new
* feature that involves extending struct mlx5_alloc_ucontext
* will be accompanied by an indication in the form of one or
* more fields in struct mlx5_alloc_ucontext_resp. If the
* response value can be interpreted as feature not supported
* when the returned value is zero, this will suffice to
* indicate to the library that the request was ignored by the
* kernel, either because it is unaware or because it decided
* to do so. If zero is a valid response, we will add a new
* field that indicates whether the request was handled.
*/
if (!ibv_cmd_get_context(verbs_ctx, &req->ibv_cmd,
offsetof(struct mlx5_alloc_ucontext, lib_caps),
&resp->ibv_resp, resp_len))
return 0;
return ibv_cmd_get_context(verbs_ctx, &req->ibv_cmd,
offsetof(struct mlx5_alloc_ucontext,
max_cqe_version),
&resp->ibv_resp, resp_len);
}
static int mlx5_map_internal_clock(struct mlx5_device *mdev,
struct ibv_context *ibv_ctx)
{
struct mlx5_context *context = to_mctx(ibv_ctx);
void *hca_clock_page;
off_t offset = 0;
set_command(MLX5_IB_MMAP_CORE_CLOCK, &offset);
hca_clock_page = mmap(NULL, mdev->page_size,
PROT_READ, MAP_SHARED, ibv_ctx->cmd_fd,
mdev->page_size * offset);
if (hca_clock_page == MAP_FAILED) {
fprintf(stderr, PFX
"Warning: Timestamp available,\n"
"but failed to mmap() hca core clock page.\n");
return -1;
}
context->hca_core_clock = hca_clock_page +
(context->core_clock.offset & (mdev->page_size - 1));
return 0;
}
static void mlx5_map_clock_info(struct mlx5_device *mdev,
struct ibv_context *ibv_ctx)
{
struct mlx5_context *context = to_mctx(ibv_ctx);
void *clock_info_page;
off_t offset = 0;
set_command(MLX5_IB_MMAP_CLOCK_INFO, &offset);
set_index(MLX5_IB_CLOCK_INFO_V1, &offset);
clock_info_page = mmap(NULL, mdev->page_size,
PROT_READ, MAP_SHARED, ibv_ctx->cmd_fd,
offset * mdev->page_size);
if (clock_info_page != MAP_FAILED)
context->clock_info_page = clock_info_page;
}
static uint32_t get_dc_odp_caps(struct ibv_context *ctx)
{
uint32_t in[DEVX_ST_SZ_DW(query_hca_cap_in)] = {};
uint32_t out[DEVX_ST_SZ_DW(query_hca_cap_out)] = {};
uint16_t opmod = (MLX5_CAP_ODP << 1) | HCA_CAP_OPMOD_GET_CUR;
uint32_t ret;
DEVX_SET(query_hca_cap_in, in, opcode, MLX5_CMD_OP_QUERY_HCA_CAP);
DEVX_SET(query_hca_cap_in, in, op_mod, opmod);
ret = mlx5dv_devx_general_cmd(ctx, in, sizeof(in), out, sizeof(out));
if (ret)
return 0;
if (DEVX_GET(query_hca_cap_out, out,
capability.odp_cap.dc_odp_caps.send))
ret |= IBV_ODP_SUPPORT_SEND;
if (DEVX_GET(query_hca_cap_out, out,
capability.odp_cap.dc_odp_caps.receive))
ret |= IBV_ODP_SUPPORT_RECV;
if (DEVX_GET(query_hca_cap_out, out,
capability.odp_cap.dc_odp_caps.write))
ret |= IBV_ODP_SUPPORT_WRITE;
if (DEVX_GET(query_hca_cap_out, out,
capability.odp_cap.dc_odp_caps.read))
ret |= IBV_ODP_SUPPORT_READ;
if (DEVX_GET(query_hca_cap_out, out,
capability.odp_cap.dc_odp_caps.atomic))
ret |= IBV_ODP_SUPPORT_ATOMIC;
if (DEVX_GET(query_hca_cap_out, out,
capability.odp_cap.dc_odp_caps.srq_receive))
ret |= IBV_ODP_SUPPORT_SRQ_RECV;
return ret;
}
int mlx5dv_query_device(struct ibv_context *ctx_in,
struct mlx5dv_context *attrs_out)
{
struct mlx5_context *mctx = to_mctx(ctx_in);
uint64_t comp_mask_out = 0;
if (!is_mlx5_dev(ctx_in->device))
return EOPNOTSUPP;
attrs_out->version = 0;
attrs_out->flags = 0;
if (mctx->cqe_version == MLX5_CQE_VERSION_V1)
attrs_out->flags |= MLX5DV_CONTEXT_FLAGS_CQE_V1;
if (mctx->vendor_cap_flags & MLX5_VENDOR_CAP_FLAGS_MPW_ALLOWED)
attrs_out->flags |= MLX5DV_CONTEXT_FLAGS_MPW_ALLOWED;
if (mctx->vendor_cap_flags & MLX5_VENDOR_CAP_FLAGS_CQE_128B_COMP)
attrs_out->flags |= MLX5DV_CONTEXT_FLAGS_CQE_128B_COMP;
if (mctx->vendor_cap_flags & MLX5_VENDOR_CAP_FLAGS_CQE_128B_PAD)
attrs_out->flags |= MLX5DV_CONTEXT_FLAGS_CQE_128B_PAD;
if (attrs_out->comp_mask & MLX5DV_CONTEXT_MASK_CQE_COMPRESION) {
attrs_out->cqe_comp_caps = mctx->cqe_comp_caps;
comp_mask_out |= MLX5DV_CONTEXT_MASK_CQE_COMPRESION;
}
if (mctx->vendor_cap_flags & MLX5_VENDOR_CAP_FLAGS_ENHANCED_MPW)
attrs_out->flags |= MLX5DV_CONTEXT_FLAGS_ENHANCED_MPW;
if (mctx->vendor_cap_flags &
MLX5_VENDOR_CAP_FLAGS_PACKET_BASED_CREDIT_MODE)
attrs_out->flags |= MLX5DV_CONTEXT_FLAGS_PACKET_BASED_CREDIT_MODE;
if (attrs_out->comp_mask & MLX5DV_CONTEXT_MASK_SWP) {
attrs_out->sw_parsing_caps = mctx->sw_parsing_caps;
comp_mask_out |= MLX5DV_CONTEXT_MASK_SWP;
}
if (attrs_out->comp_mask & MLX5DV_CONTEXT_MASK_STRIDING_RQ) {
attrs_out->striding_rq_caps = mctx->striding_rq_caps;
comp_mask_out |= MLX5DV_CONTEXT_MASK_STRIDING_RQ;
}
if (attrs_out->comp_mask & MLX5DV_CONTEXT_MASK_TUNNEL_OFFLOADS) {
attrs_out->tunnel_offloads_caps = mctx->tunnel_offloads_caps;
comp_mask_out |= MLX5DV_CONTEXT_MASK_TUNNEL_OFFLOADS;
}
if (attrs_out->comp_mask & MLX5DV_CONTEXT_MASK_DYN_BFREGS) {
attrs_out->max_dynamic_bfregs = mctx->num_dyn_bfregs;
comp_mask_out |= MLX5DV_CONTEXT_MASK_DYN_BFREGS;
}
if (attrs_out->comp_mask & MLX5DV_CONTEXT_MASK_CLOCK_INFO_UPDATE) {
if (mctx->clock_info_page) {
attrs_out->max_clock_info_update_nsec =
mctx->clock_info_page->overflow_period;
comp_mask_out |= MLX5DV_CONTEXT_MASK_CLOCK_INFO_UPDATE;
}
}
if (attrs_out->comp_mask & MLX5DV_CONTEXT_MASK_FLOW_ACTION_FLAGS) {
attrs_out->flow_action_flags = mctx->flow_action_flags;
comp_mask_out |= MLX5DV_CONTEXT_MASK_FLOW_ACTION_FLAGS;
}
if (attrs_out->comp_mask & MLX5DV_CONTEXT_MASK_DC_ODP_CAPS) {
attrs_out->dc_odp_caps = get_dc_odp_caps(ctx_in);
comp_mask_out |= MLX5DV_CONTEXT_MASK_DC_ODP_CAPS;
}
if (attrs_out->comp_mask & MLX5DV_CONTEXT_MASK_HCA_CORE_CLOCK) {
if (mctx->hca_core_clock) {
attrs_out->hca_core_clock = mctx->hca_core_clock;
comp_mask_out |= MLX5DV_CONTEXT_MASK_HCA_CORE_CLOCK;
}
}
if (attrs_out->comp_mask & MLX5DV_CONTEXT_MASK_NUM_LAG_PORTS) {
if (mctx->lag_caps.num_lag_ports) {
attrs_out->num_lag_ports = mctx->lag_caps.num_lag_ports;
comp_mask_out |= MLX5DV_CONTEXT_MASK_NUM_LAG_PORTS;
}
}
attrs_out->comp_mask = comp_mask_out;
return 0;
}
static int mlx5dv_get_qp(struct ibv_qp *qp_in,
struct mlx5dv_qp *qp_out)
{
struct mlx5_qp *mqp = to_mqp(qp_in);
uint64_t mask_out = 0;
if (!is_mlx5_dev(qp_in->context->device))
return EOPNOTSUPP;
qp_out->dbrec = mqp->db;
if (mqp->sq_buf_size)
/* IBV_QPT_RAW_PACKET */
qp_out->sq.buf = (void *)((uintptr_t)mqp->sq_buf.buf);
else
qp_out->sq.buf = (void *)((uintptr_t)mqp->buf.buf + mqp->sq.offset);
qp_out->sq.wqe_cnt = mqp->sq.wqe_cnt;
qp_out->sq.stride = 1 << mqp->sq.wqe_shift;
qp_out->rq.buf = (void *)((uintptr_t)mqp->buf.buf + mqp->rq.offset);
qp_out->rq.wqe_cnt = mqp->rq.wqe_cnt;
qp_out->rq.stride = 1 << mqp->rq.wqe_shift;
qp_out->bf.reg = mqp->bf->reg;
if (qp_out->comp_mask & MLX5DV_QP_MASK_UAR_MMAP_OFFSET) {
qp_out->uar_mmap_offset = mqp->bf->uar_mmap_offset;
mask_out |= MLX5DV_QP_MASK_UAR_MMAP_OFFSET;
}
if (qp_out->comp_mask & MLX5DV_QP_MASK_RAW_QP_HANDLES) {
qp_out->tirn = mqp->tirn;
qp_out->tisn = mqp->tisn;
qp_out->rqn = mqp->rqn;
qp_out->sqn = mqp->sqn;
mask_out |= MLX5DV_QP_MASK_RAW_QP_HANDLES;
}
if (qp_out->comp_mask & MLX5DV_QP_MASK_RAW_QP_TIR_ADDR) {
qp_out->tir_icm_addr = mqp->tir_icm_addr;
mask_out |= MLX5DV_QP_MASK_RAW_QP_TIR_ADDR;
}
if (mqp->bf->uuarn > 0)
qp_out->bf.size = mqp->bf->buf_size;
else
qp_out->bf.size = 0;
qp_out->comp_mask = mask_out;
return 0;
}
static int mlx5dv_get_cq(struct ibv_cq *cq_in,
struct mlx5dv_cq *cq_out)
{
struct mlx5_cq *mcq = to_mcq(cq_in);
struct mlx5_context *mctx = to_mctx(cq_in->context);
if (!is_mlx5_dev(cq_in->context->device))
return EOPNOTSUPP;
cq_out->comp_mask = 0;
cq_out->cqn = mcq->cqn;
cq_out->cqe_cnt = mcq->ibv_cq.cqe + 1;
cq_out->cqe_size = mcq->cqe_sz;
cq_out->buf = mcq->active_buf->buf;
cq_out->dbrec = mcq->dbrec;
cq_out->cq_uar = mctx->cq_uar_reg;
mcq->flags |= MLX5_CQ_FLAGS_DV_OWNED;
return 0;
}
static int mlx5dv_get_rwq(struct ibv_wq *wq_in,
struct mlx5dv_rwq *rwq_out)
{
struct mlx5_rwq *mrwq = to_mrwq(wq_in);
if (!is_mlx5_dev(wq_in->context->device))
return EOPNOTSUPP;
rwq_out->comp_mask = 0;
rwq_out->buf = mrwq->pbuff;
rwq_out->dbrec = mrwq->recv_db;
rwq_out->wqe_cnt = mrwq->rq.wqe_cnt;
rwq_out->stride = 1 << mrwq->rq.wqe_shift;
return 0;
}
static int mlx5dv_get_srq(struct ibv_srq *srq_in,
struct mlx5dv_srq *srq_out)
{
struct mlx5_srq *msrq;
uint64_t mask_out = 0;
if (!is_mlx5_dev(srq_in->context->device))
return EOPNOTSUPP;
msrq = container_of(srq_in, struct mlx5_srq, vsrq.srq);
srq_out->buf = msrq->buf.buf;
srq_out->dbrec = msrq->db;
srq_out->stride = 1 << msrq->wqe_shift;
srq_out->head = msrq->head;
srq_out->tail = msrq->tail;
if (srq_out->comp_mask & MLX5DV_SRQ_MASK_SRQN) {
srq_out->srqn = msrq->srqn;
mask_out |= MLX5DV_SRQ_MASK_SRQN;
}
srq_out->comp_mask = mask_out;
return 0;
}
static int mlx5dv_get_dm(struct ibv_dm *dm_in,
struct mlx5dv_dm *dm_out)
{
struct mlx5_dm *mdm = to_mdm(dm_in);
uint64_t mask_out = 0;
if (!is_mlx5_dev(dm_in->context->device))
return EOPNOTSUPP;
dm_out->buf = mdm->start_va;
dm_out->length = mdm->length;
if (dm_out->comp_mask & MLX5DV_DM_MASK_REMOTE_VA) {
dm_out->remote_va = mdm->remote_va;
mask_out |= MLX5DV_DM_MASK_REMOTE_VA;
}
dm_out->comp_mask = mask_out;
return 0;
}
static int mlx5dv_get_av(struct ibv_ah *ah_in,
struct mlx5dv_ah *ah_out)
{
struct mlx5_ah *mah = to_mah(ah_in);
if (!is_mlx5_dev(ah_in->context->device))
return EOPNOTSUPP;
ah_out->comp_mask = 0;
ah_out->av = &mah->av;
return 0;
}
static int mlx5dv_get_pd(struct ibv_pd *pd_in,
struct mlx5dv_pd *pd_out)
{
struct mlx5_pd *mpd = to_mpd(pd_in);
if (!is_mlx5_dev(pd_in->context->device))
return EOPNOTSUPP;
pd_out->comp_mask = 0;
pd_out->pdn = mpd->pdn;
return 0;
}
static int query_lag(struct ibv_context *ctx, uint8_t *lag_state,
uint8_t *tx_remap_affinity_1,
uint8_t *tx_remap_affinity_2)
{
uint32_t out_lag[DEVX_ST_SZ_DW(query_lag_out)] = {};
uint32_t in_lag[DEVX_ST_SZ_DW(query_lag_in)] = {};
int ret;
DEVX_SET(query_lag_in, in_lag, opcode, MLX5_CMD_OP_QUERY_LAG);
ret = mlx5dv_devx_general_cmd(ctx, in_lag, sizeof(in_lag), out_lag,
sizeof(out_lag));
if (ret)
return ret;
*lag_state = DEVX_GET(query_lag_out, out_lag, ctx.lag_state);
if (tx_remap_affinity_1)
*tx_remap_affinity_1 = DEVX_GET(query_lag_out, out_lag,
ctx.tx_remap_affinity_1);
if (tx_remap_affinity_2)
*tx_remap_affinity_2 = DEVX_GET(query_lag_out, out_lag,
ctx.tx_remap_affinity_2);
return 0;