-
Notifications
You must be signed in to change notification settings - Fork 2
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
riscv: cacheinfo: remove the useless input parameter (node) of ci_leaf_init() #897
Conversation
Upstream branch: ba5ea59 |
Upstream branch: 0a16a17 |
3d413c7
to
4a83182
Compare
Upstream branch: 0a16a17 |
4a83182
to
1deb5e4
Compare
Upstream branch: 92cce91 |
1deb5e4
to
80c11db
Compare
Upstream branch: 5e3964b |
80c11db
to
ad9778a
Compare
Upstream branch: 92cce91 |
ad9778a
to
c308004
Compare
Upstream branch: 018b9d9 |
c308004
to
f61fd6c
Compare
Upstream branch: 0bfbc91 |
f61fd6c
to
ba37bb2
Compare
Upstream branch: c6c901b |
ba37bb2
to
0861aa2
Compare
Upstream branch: 46cad6c |
0861aa2
to
e53edc3
Compare
…f_init() ci_leaf_init() is a declared static function. The implementation of the function body and the caller do not use the parameter (struct device_node *node) input parameter, so remove it. Fixes: 6a24915 ("Revert "riscv: Set more data to cacheinfo"") Signed-off-by: Yunhui Cui <cuiyunhui@bytedance.com> Reviewed-by: Jeremy Linton <jeremy.linton@arm.com> Reviewed-by: Sudeep Holla <sudeep.holla@arm.com> Signed-off-by: Björn Töpel <bjorn@rivosinc.com>
Upstream branch: 6ca445d |
Before cacheinfo can be built correctly, we need to initialize level and type. Since RISC-V currently does not have a register group that describes cache-related attributes like ARM64, we cannot obtain them directly, so now we obtain cache leaves from the ACPI PPTT table (acpi_get_cache_info()) and set the cache type through split_levels. Suggested-by: Jeremy Linton <jeremy.linton@arm.com> Suggested-by: Sudeep Holla <sudeep.holla@arm.com> Reviewed-by: Conor Dooley <conor.dooley@microchip.com> Reviewed-by: Sunil V L <sunilvl@ventanamicro.com> Reviewed-by: Jeremy Linton <jeremy.linton@arm.com> Reviewed-by: Sudeep Holla <sudeep.holla@arm.com> Signed-off-by: Yunhui Cui <cuiyunhui@bytedance.com> Signed-off-by: Björn Töpel <bjorn@rivosinc.com>
After adding ACPI support to populate_cache_leaves(), RISC-V can build cacheinfo through the ACPI PPTT table, thus enabling the ACPI_PPTT configuration. Signed-off-by: Yunhui Cui <cuiyunhui@bytedance.com> Reviewed-by: Jeremy Linton <jeremy.linton@arm.com> Reviewed-by: Sudeep Holla <sudeep.holla@arm.com> Signed-off-by: Björn Töpel <bjorn@rivosinc.com>
e53edc3
to
944d9f8
Compare
958bb3b
to
d0767d5
Compare
Upstream branch: 6ca445d |
Pull request for series with
subject: riscv: cacheinfo: remove the useless input parameter (node) of ci_leaf_init()
version: 4
url: https://patchwork.kernel.org/project/linux-riscv/list/?series=845655