-
Notifications
You must be signed in to change notification settings - Fork 10.8k
Commit
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
[RISCV][ISel] Add ISel support for experimental Zimop extension (#77089)
This implements ISel support for mopr[0-31] and moprr[0-7] instructions for 32 and 64 bits --------- Co-authored-by: ln8-8 <lyut.nersisyan@gmail.com>
- Loading branch information
Showing
6 changed files
with
226 additions
and
0 deletions.
There are no files selected for viewing
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Original file line number | Diff line number | Diff line change |
---|---|---|
@@ -0,0 +1,44 @@ | ||
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py | ||
; RUN: llc -mtriple=riscv32 -mattr=+experimental-zimop -verify-machineinstrs < %s \ | ||
; RUN: | FileCheck %s -check-prefix=RV32ZIMOP | ||
|
||
declare i32 @llvm.riscv.mopr.i32(i32 %a, i32 %b) | ||
|
||
define i32 @mopr0_32(i32 %a) nounwind { | ||
; RV32ZIMOP-LABEL: mopr0_32: | ||
; RV32ZIMOP: # %bb.0: | ||
; RV32ZIMOP-NEXT: mop.r.0 a0, a0 | ||
; RV32ZIMOP-NEXT: ret | ||
%tmp = call i32 @llvm.riscv.mopr.i32(i32 %a, i32 0) | ||
ret i32 %tmp | ||
} | ||
|
||
define i32 @mopr31_32(i32 %a) nounwind { | ||
; RV32ZIMOP-LABEL: mopr31_32: | ||
; RV32ZIMOP: # %bb.0: | ||
; RV32ZIMOP-NEXT: mop.r.31 a0, a0 | ||
; RV32ZIMOP-NEXT: ret | ||
%tmp = call i32 @llvm.riscv.mopr.i32(i32 %a, i32 31) | ||
ret i32 %tmp | ||
} | ||
|
||
declare i32 @llvm.riscv.moprr.i32(i32 %a, i32 %b, i32 %c) | ||
|
||
define i32 @moprr0_32(i32 %a, i32 %b) nounwind { | ||
; RV32ZIMOP-LABEL: moprr0_32: | ||
; RV32ZIMOP: # %bb.0: | ||
; RV32ZIMOP-NEXT: mop.rr.0 a0, a0, a1 | ||
; RV32ZIMOP-NEXT: ret | ||
%tmp = call i32 @llvm.riscv.moprr.i32(i32 %a, i32 %b, i32 0) | ||
ret i32 %tmp | ||
} | ||
|
||
define i32 @moprr7_32(i32 %a, i32 %b) nounwind { | ||
; RV32ZIMOP-LABEL: moprr7_32: | ||
; RV32ZIMOP: # %bb.0: | ||
; RV32ZIMOP-NEXT: mop.rr.7 a0, a0, a1 | ||
; RV32ZIMOP-NEXT: ret | ||
%tmp = call i32 @llvm.riscv.moprr.i32(i32 %a, i32 %b, i32 7) | ||
ret i32 %tmp | ||
} | ||
|
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Original file line number | Diff line number | Diff line change |
---|---|---|
@@ -0,0 +1,88 @@ | ||
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py | ||
; RUN: llc -mtriple=riscv64 -mattr=+experimental-zimop -verify-machineinstrs < %s \ | ||
; RUN: | FileCheck %s -check-prefix=RV64ZIMOP | ||
|
||
declare i64 @llvm.riscv.mopr.i64(i64 %a, i64 %b) | ||
|
||
define i64 @mopr0_64(i64 %a) nounwind { | ||
; RV64ZIMOP-LABEL: mopr0_64: | ||
; RV64ZIMOP: # %bb.0: | ||
; RV64ZIMOP-NEXT: mop.r.0 a0, a0 | ||
; RV64ZIMOP-NEXT: ret | ||
%tmp = call i64 @llvm.riscv.mopr.i64(i64 %a, i64 0) | ||
ret i64 %tmp | ||
} | ||
|
||
define i64 @mopr31_64(i64 %a) nounwind { | ||
; RV64ZIMOP-LABEL: mopr31_64: | ||
; RV64ZIMOP: # %bb.0: | ||
; RV64ZIMOP-NEXT: mop.r.31 a0, a0 | ||
; RV64ZIMOP-NEXT: ret | ||
%tmp = call i64 @llvm.riscv.mopr.i64(i64 %a, i64 31) | ||
ret i64 %tmp | ||
} | ||
|
||
declare i64 @llvm.riscv.moprr.i64(i64 %a, i64 %b, i64 %c) | ||
|
||
define i64 @moprr0_64(i64 %a, i64 %b) nounwind { | ||
; RV64ZIMOP-LABEL: moprr0_64: | ||
; RV64ZIMOP: # %bb.0: | ||
; RV64ZIMOP-NEXT: mop.rr.0 a0, a0, a1 | ||
; RV64ZIMOP-NEXT: ret | ||
%tmp = call i64 @llvm.riscv.moprr.i64(i64 %a, i64 %b, i64 0) | ||
ret i64 %tmp | ||
} | ||
|
||
define i64 @moprr7_64(i64 %a, i64 %b) nounwind { | ||
; RV64ZIMOP-LABEL: moprr7_64: | ||
; RV64ZIMOP: # %bb.0: | ||
; RV64ZIMOP-NEXT: mop.rr.7 a0, a0, a1 | ||
; RV64ZIMOP-NEXT: ret | ||
%tmp = call i64 @llvm.riscv.moprr.i64(i64 %a, i64 %b, i64 7) | ||
ret i64 %tmp | ||
} | ||
|
||
declare i32 @llvm.riscv.mopr.i32(i32 %a, i32 %b) | ||
|
||
define signext i32 @mopr0_32(i32 signext %a) nounwind { | ||
; RV64ZIMOP-LABEL: mopr0_32: | ||
; RV64ZIMOP: # %bb.0: | ||
; RV64ZIMOP-NEXT: mop.r.0 a0, a0 | ||
; RV64ZIMOP-NEXT: sext.w a0, a0 | ||
; RV64ZIMOP-NEXT: ret | ||
%tmp = call i32 @llvm.riscv.mopr.i32(i32 %a, i32 0) | ||
ret i32 %tmp | ||
} | ||
|
||
define signext i32 @mopr31_32(i32 signext %a) nounwind { | ||
; RV64ZIMOP-LABEL: mopr31_32: | ||
; RV64ZIMOP: # %bb.0: | ||
; RV64ZIMOP-NEXT: mop.r.31 a0, a0 | ||
; RV64ZIMOP-NEXT: sext.w a0, a0 | ||
; RV64ZIMOP-NEXT: ret | ||
%tmp = call i32 @llvm.riscv.mopr.i32(i32 %a, i32 31) | ||
ret i32 %tmp | ||
} | ||
|
||
declare i32 @llvm.riscv.moprr.i32(i32 %a, i32 %b, i32 %c) | ||
|
||
define signext i32 @moprr0_32(i32 signext %a, i32 signext %b) nounwind { | ||
; RV64ZIMOP-LABEL: moprr0_32: | ||
; RV64ZIMOP: # %bb.0: | ||
; RV64ZIMOP-NEXT: mop.rr.0 a0, a0, a1 | ||
; RV64ZIMOP-NEXT: sext.w a0, a0 | ||
; RV64ZIMOP-NEXT: ret | ||
%tmp = call i32 @llvm.riscv.moprr.i32(i32 %a, i32 %b, i32 0) | ||
ret i32 %tmp | ||
} | ||
|
||
define signext i32 @moprr7_32(i32 signext %a, i32 signext %b) nounwind { | ||
; RV64ZIMOP-LABEL: moprr7_32: | ||
; RV64ZIMOP: # %bb.0: | ||
; RV64ZIMOP-NEXT: mop.rr.7 a0, a0, a1 | ||
; RV64ZIMOP-NEXT: sext.w a0, a0 | ||
; RV64ZIMOP-NEXT: ret | ||
%tmp = call i32 @llvm.riscv.moprr.i32(i32 %a, i32 %b, i32 7) | ||
ret i32 %tmp | ||
} | ||
|