Commit
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
[AArch64] Add patterns for relaxed atomic ld/st into fp registers
Adds patterns to match integer loads/stores bitcasted to fp values Fixes #52927 Differential Revision: https://reviews.llvm.org/D117573
- Loading branch information
Showing
2 changed files
with
154 additions
and
0 deletions.
There are no files selected for viewing
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Original file line number | Diff line number | Diff line change |
---|---|---|
@@ -0,0 +1,94 @@ | ||
; PR52927: Relaxed atomics can load to/store from fp regs directly | ||
; RUN: llc < %s -mtriple=arm64-eabi -asm-verbose=false -verify-machineinstrs -mcpu=cyclone | FileCheck %s | ||
|
||
define float @atomic_load_relaxed_f32(float* %p, i32 %off32, i64 %off64) #0 { | ||
; CHECK-LABEL: atomic_load_relaxed_f32: | ||
%ptr_unsigned = getelementptr float, float* %p, i32 4095 | ||
%val_unsigned = load atomic float, float* %ptr_unsigned monotonic, align 4 | ||
; CHECK: ldr {{s[0-9]+}}, [x0, #16380] | ||
|
||
%ptr_regoff = getelementptr float, float* %p, i32 %off32 | ||
%val_regoff = load atomic float, float* %ptr_regoff unordered, align 4 | ||
%tot1 = fadd float %val_unsigned, %val_regoff | ||
; CHECK: ldr {{s[0-9]+}}, [x0, w1, sxtw #2] | ||
|
||
%ptr_regoff64 = getelementptr float, float* %p, i64 %off64 | ||
%val_regoff64 = load atomic float, float* %ptr_regoff64 monotonic, align 4 | ||
%tot2 = fadd float %tot1, %val_regoff64 | ||
; CHECK: ldr {{s[0-9]+}}, [x0, x2, lsl #2] | ||
|
||
%ptr_unscaled = getelementptr float, float* %p, i32 -64 | ||
%val_unscaled = load atomic float, float* %ptr_unscaled unordered, align 4 | ||
%tot3 = fadd float %tot2, %val_unscaled | ||
; CHECK: ldur {{s[0-9]+}}, [x0, #-256] | ||
|
||
ret float %tot3 | ||
} | ||
|
||
define double @atomic_load_relaxed_f64(double* %p, i32 %off32, i64 %off64) #0 { | ||
; CHECK-LABEL: atomic_load_relaxed_f64: | ||
%ptr_unsigned = getelementptr double, double* %p, i32 4095 | ||
%val_unsigned = load atomic double, double* %ptr_unsigned monotonic, align 8 | ||
; CHECK: ldr {{d[0-9]+}}, [x0, #32760] | ||
|
||
%ptr_regoff = getelementptr double, double* %p, i32 %off32 | ||
%val_regoff = load atomic double, double* %ptr_regoff unordered, align 8 | ||
%tot1 = fadd double %val_unsigned, %val_regoff | ||
; CHECK: ldr {{d[0-9]+}}, [x0, w1, sxtw #3] | ||
|
||
%ptr_regoff64 = getelementptr double, double* %p, i64 %off64 | ||
%val_regoff64 = load atomic double, double* %ptr_regoff64 monotonic, align 8 | ||
%tot2 = fadd double %tot1, %val_regoff64 | ||
; CHECK: ldr {{d[0-9]+}}, [x0, x2, lsl #3] | ||
|
||
%ptr_unscaled = getelementptr double, double* %p, i32 -32 | ||
%val_unscaled = load atomic double, double* %ptr_unscaled unordered, align 8 | ||
%tot3 = fadd double %tot2, %val_unscaled | ||
; CHECK: ldur {{d[0-9]+}}, [x0, #-256] | ||
|
||
ret double %tot3 | ||
} | ||
|
||
define void @atomic_store_relaxed_f32(float* %p, i32 %off32, i64 %off64, float %val) #0 { | ||
; CHECK-LABEL: atomic_store_relaxed_f32: | ||
%ptr_unsigned = getelementptr float, float* %p, i32 4095 | ||
store atomic float %val, float* %ptr_unsigned monotonic, align 4 | ||
; CHECK: str {{s[0-9]+}}, [x0, #16380] | ||
|
||
%ptr_regoff = getelementptr float, float* %p, i32 %off32 | ||
store atomic float %val, float* %ptr_regoff unordered, align 4 | ||
; CHECK: str {{s[0-9]+}}, [x0, w1, sxtw #2] | ||
|
||
%ptr_regoff64 = getelementptr float, float* %p, i64 %off64 | ||
store atomic float %val, float* %ptr_regoff64 monotonic, align 4 | ||
; CHECK: str {{s[0-9]+}}, [x0, x2, lsl #2] | ||
|
||
%ptr_unscaled = getelementptr float, float* %p, i32 -64 | ||
store atomic float %val, float* %ptr_unscaled unordered, align 4 | ||
; CHECK: stur {{s[0-9]+}}, [x0, #-256] | ||
|
||
ret void | ||
} | ||
|
||
define void @atomic_store_relaxed_f64(double* %p, i32 %off32, i64 %off64, double %val) #0 { | ||
; CHECK-LABEL: atomic_store_relaxed_f64: | ||
%ptr_unsigned = getelementptr double, double* %p, i32 4095 | ||
store atomic double %val, double* %ptr_unsigned monotonic, align 8 | ||
; CHECK: str {{d[0-9]+}}, [x0, #32760] | ||
|
||
%ptr_regoff = getelementptr double, double* %p, i32 %off32 | ||
store atomic double %val, double* %ptr_regoff unordered, align 8 | ||
; CHECK: str {{d[0-9]+}}, [x0, w1, sxtw #3] | ||
|
||
%ptr_regoff64 = getelementptr double, double* %p, i64 %off64 | ||
store atomic double %val, double* %ptr_regoff64 unordered, align 8 | ||
; CHECK: str {{d[0-9]+}}, [x0, x2, lsl #3] | ||
|
||
%ptr_unscaled = getelementptr double, double* %p, i32 -32 | ||
store atomic double %val, double* %ptr_unscaled monotonic, align 8 | ||
; CHECK: stur {{d[0-9]+}}, [x0, #-256] | ||
|
||
ret void | ||
} | ||
|
||
attributes #0 = { nounwind } |