[ARM] Add registers to debuginfo MIR test cases.

Summary: MIRParserImpl::computeFunctionProperties uses MRI.getNumVirtRegs() to set the NoVReg property. By adding a bunch of registers to the MIR test cases, the NoVReg property is not set when importing the MIR. Otherwise NoVReg is set after instruction selection while the machine instructions still contain virtual registers, causing expensive checks to fail. Reviewers: efriedma, MatzeB, aprantl Reviewed By: MatzeB, aprantl Subscribers: aemerson, javed.absar, kristof.beyls, llvm-commits Differential Revision: https://reviews.llvm.org/D36152 llvm-svn: 310178
llvm · Aug 5, 2017 · 414d001 · 414d001
1 parent f930848
commit 414d001
Show file tree

Hide file tree

Showing 3 changed files with 10 additions and 7 deletions.
diff --git a/llvm/test/DebugInfo/MIR/ARM/split-superreg-complex.mir b/llvm/test/DebugInfo/MIR/ARM/split-superreg-complex.mir
@@ -1,4 +1,5 @@
-# RUN: llc -filetype=obj -o - %s | llvm-dwarfdump - | FileCheck %s
+# RUN: llc -start-before=livedebugvalues -filetype=obj -o - %s | \
+# RUN:    llvm-dwarfdump - | FileCheck %s
 #
 # This is an artificial example of a debug value residing in a composite
 # location with a complex expression. Because the semantics of applying a DWARF

diff --git a/llvm/test/DebugInfo/MIR/ARM/split-superreg-piece.mir b/llvm/test/DebugInfo/MIR/ARM/split-superreg-piece.mir
@@ -1,11 +1,12 @@
-# RUN: llc -filetype=obj -o - %s | llvm-dwarfdump - | FileCheck %s
+# RUN: llc -start-before=livedebugvalues -filetype=obj -o - %s | \
+# RUN:     llvm-dwarfdump - | FileCheck %s
 # CHECK: .debug_info contents:
 # CHECK: DW_TAG_variable
 # CHECK-NEXT: DW_AT_location [DW_FORM_data4]	([[OFS:.*]])
 # CHECK-NEXT: DW_AT_name {{.*}}"vec"
 # CHECK: .debug_loc contents:
-# CHECK: [[OFS]]: Beginning address offset: 0x0000000000000016
-# CHECK:             Ending address offset: 0x000000000000001e
+# CHECK: [[OFS]]: Beginning address offset: 0x0000000000000010
+# CHECK:             Ending address offset: 0x0000000000000018
 # CHECK:              Location description: 93 10 90 80 02 93 08 90 81 02 93 08 
 #                  piece 0x00000010, d0, piece 0x00000008, d1, piece 0x00000008
 --- |

diff --git a/llvm/test/DebugInfo/MIR/ARM/split-superreg.mir b/llvm/test/DebugInfo/MIR/ARM/split-superreg.mir
@@ -1,11 +1,12 @@
-# RUN: llc -filetype=obj -o - %s | llvm-dwarfdump - | FileCheck %s
+# RUN: llc -start-before=livedebugvalues -filetype=obj -o - %s | \
+# RUN:     llvm-dwarfdump - | FileCheck %s
 # CHECK: .debug_info contents:
 # CHECK: DW_TAG_variable
 # CHECK-NEXT: DW_AT_location [DW_FORM_data4]	([[OFS:.*]])
 # CHECK-NEXT: DW_AT_name {{.*}}"vec"
 # CHECK: .debug_loc contents:
-# CHECK: [[OFS]]: Beginning address offset: 0x0000000000000016
-# CHECK:             Ending address offset: 0x000000000000001e
+# CHECK: [[OFS]]: Beginning address offset: 0x0000000000000010
+# CHECK:             Ending address offset: 0x0000000000000018
 # CHECK:              Location description: 90 80 02 93 08 90 81 02 93 08 
 #                                           d0, piece 0x00000008, d1, piece 0x00000008
 --- |