Skip to content

Commit

Permalink
[AArch64] Regenerate arm64-vabs.ll, arm64-subvector-extend.ll and som…
Browse files Browse the repository at this point in the history
…e mir tests. NFC
  • Loading branch information
davemgreen committed Jul 30, 2023
1 parent 4162f36 commit 76f0d18
Show file tree
Hide file tree
Showing 6 changed files with 804 additions and 777 deletions.
14 changes: 14 additions & 0 deletions llvm/test/CodeGen/AArch64/GlobalISel/legalize-ctpop.mir
Original file line number Diff line number Diff line change
Expand Up @@ -15,6 +15,7 @@ body: |
; CHECK-NEXT: %ctpop:_(<8 x s8>) = G_CTPOP %copy(<8 x s8>)
; CHECK-NEXT: $d0 = COPY %ctpop(<8 x s8>)
; CHECK-NEXT: RET_ReallyLR implicit $d0
;
; CHECK-CSSC-LABEL: name: v8s8_legal
; CHECK-CSSC: liveins: $d0
; CHECK-CSSC-NEXT: {{ $}}
Expand All @@ -41,6 +42,7 @@ body: |
; CHECK-NEXT: %ctpop:_(<16 x s8>) = G_CTPOP %copy(<16 x s8>)
; CHECK-NEXT: $q0 = COPY %ctpop(<16 x s8>)
; CHECK-NEXT: RET_ReallyLR implicit $q0
;
; CHECK-CSSC-LABEL: name: v16s8_legal
; CHECK-CSSC: liveins: $q0
; CHECK-CSSC-NEXT: {{ $}}
Expand Down Expand Up @@ -70,6 +72,7 @@ body: |
; CHECK-NEXT: %ctpop:_(s32) = G_INTRINSIC intrinsic(@llvm.aarch64.neon.uaddlv), [[CTPOP]](<8 x s8>)
; CHECK-NEXT: $w0 = COPY %ctpop(s32)
; CHECK-NEXT: RET_ReallyLR implicit $w0
;
; CHECK-CSSC-LABEL: name: s32_lower
; CHECK-CSSC: liveins: $w0
; CHECK-CSSC-NEXT: {{ $}}
Expand Down Expand Up @@ -99,6 +102,7 @@ body: |
; CHECK-NEXT: %ctpop:_(s64) = G_ZEXT [[INT]](s32)
; CHECK-NEXT: $x0 = COPY %ctpop(s64)
; CHECK-NEXT: RET_ReallyLR implicit $x0
;
; CHECK-CSSC-LABEL: name: s64_lower
; CHECK-CSSC: liveins: $x0
; CHECK-CSSC-NEXT: {{ $}}
Expand Down Expand Up @@ -134,6 +138,7 @@ body: |
; CHECK-NEXT: $x0 = COPY [[MV1]](s64)
; CHECK-NEXT: $x1 = COPY [[C1]](s64)
; CHECK-NEXT: RET_ReallyLR implicit $x0, implicit $x1
;
; CHECK-CSSC-LABEL: name: s128_lower
; CHECK-CSSC: liveins: $x0, $x1
; CHECK-CSSC-NEXT: {{ $}}
Expand Down Expand Up @@ -176,6 +181,7 @@ body: |
; CHECK-NEXT: [[COPY:%[0-9]+]]:_(s32) = COPY [[INT]](s32)
; CHECK-NEXT: $w0 = COPY [[COPY]](s32)
; CHECK-NEXT: RET_ReallyLR implicit $w0
;
; CHECK-CSSC-LABEL: name: widen_s16
; CHECK-CSSC: liveins: $w0
; CHECK-CSSC-NEXT: {{ $}}
Expand Down Expand Up @@ -214,6 +220,7 @@ body: |
; CHECK-NEXT: [[COPY:%[0-9]+]]:_(s32) = COPY [[INT]](s32)
; CHECK-NEXT: $w0 = COPY [[COPY]](s32)
; CHECK-NEXT: RET_ReallyLR implicit $w0
;
; CHECK-CSSC-LABEL: name: widen_s8
; CHECK-CSSC: liveins: $w0
; CHECK-CSSC-NEXT: {{ $}}
Expand Down Expand Up @@ -252,6 +259,7 @@ body: |
; CHECK-NEXT: [[COPY:%[0-9]+]]:_(s32) = COPY [[INT]](s32)
; CHECK-NEXT: $w0 = COPY [[COPY]](s32)
; CHECK-NEXT: RET_ReallyLR implicit $w0
;
; CHECK-CSSC-LABEL: name: widen_s3
; CHECK-CSSC: liveins: $w0
; CHECK-CSSC-NEXT: {{ $}}
Expand Down Expand Up @@ -289,6 +297,7 @@ body: |
; CHECK-NEXT: [[COPY:%[0-9]+]]:_(s32) = COPY [[INT]](s32)
; CHECK-NEXT: $w0 = COPY [[COPY]](s32)
; CHECK-NEXT: RET_ReallyLR implicit $w0
;
; CHECK-CSSC-LABEL: name: different_sizes
; CHECK-CSSC: liveins: $w0
; CHECK-CSSC-NEXT: {{ $}}
Expand Down Expand Up @@ -323,6 +332,7 @@ body: |
; CHECK-NEXT: [[INT:%[0-9]+]]:_(<8 x s16>) = G_INTRINSIC intrinsic(@llvm.aarch64.neon.uaddlp), [[CTPOP]](<16 x s8>)
; CHECK-NEXT: $q0 = COPY [[INT]](<8 x s16>)
; CHECK-NEXT: RET_ReallyLR implicit $q0
;
; CHECK-CSSC-LABEL: name: custom_8x16
; CHECK-CSSC: liveins: $q0
; CHECK-CSSC-NEXT: {{ $}}
Expand Down Expand Up @@ -355,6 +365,7 @@ body: |
; CHECK-NEXT: [[INT1:%[0-9]+]]:_(<4 x s32>) = G_INTRINSIC intrinsic(@llvm.aarch64.neon.uaddlp), [[INT]](<8 x s16>)
; CHECK-NEXT: $q0 = COPY [[INT1]](<4 x s32>)
; CHECK-NEXT: RET_ReallyLR implicit $q0
;
; CHECK-CSSC-LABEL: name: custom_4x32
; CHECK-CSSC: liveins: $q0
; CHECK-CSSC-NEXT: {{ $}}
Expand Down Expand Up @@ -389,6 +400,7 @@ body: |
; CHECK-NEXT: [[INT2:%[0-9]+]]:_(<2 x s64>) = G_INTRINSIC intrinsic(@llvm.aarch64.neon.uaddlp), [[INT1]](<4 x s32>)
; CHECK-NEXT: $q0 = COPY [[INT2]](<2 x s64>)
; CHECK-NEXT: RET_ReallyLR implicit $q0
;
; CHECK-CSSC-LABEL: name: custom_2x64
; CHECK-CSSC: liveins: $q0
; CHECK-CSSC-NEXT: {{ $}}
Expand Down Expand Up @@ -422,6 +434,7 @@ body: |
; CHECK-NEXT: [[INT:%[0-9]+]]:_(<4 x s16>) = G_INTRINSIC intrinsic(@llvm.aarch64.neon.uaddlp), [[CTPOP]](<8 x s8>)
; CHECK-NEXT: $d0 = COPY [[INT]](<4 x s16>)
; CHECK-NEXT: RET_ReallyLR implicit $d0
;
; CHECK-CSSC-LABEL: name: custom_4x16
; CHECK-CSSC: liveins: $d0
; CHECK-CSSC-NEXT: {{ $}}
Expand Down Expand Up @@ -454,6 +467,7 @@ body: |
; CHECK-NEXT: [[INT1:%[0-9]+]]:_(<2 x s32>) = G_INTRINSIC intrinsic(@llvm.aarch64.neon.uaddlp), [[INT]](<4 x s16>)
; CHECK-NEXT: $d0 = COPY [[INT1]](<2 x s32>)
; CHECK-NEXT: RET_ReallyLR implicit $d0
;
; CHECK-CSSC-LABEL: name: custom_2x32
; CHECK-CSSC: liveins: $d0
; CHECK-CSSC-NEXT: {{ $}}
Expand Down
Loading

0 comments on commit 76f0d18

Please sign in to comment.