-
Notifications
You must be signed in to change notification settings - Fork 10.7k
Commit
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
[RISCV][CodeGen] Account for LMUL from VS2 for Vector Reduction Instr…
…uctions The Reduction instruction destination register LMUL is 1. But the source register(vs2) has different LMUL(MF8 to M8). It's beneficial to know how many registers are working on reduction instructions. This patch creates separate SchedWrite for each relevant LMUL that from VS2. Reviewed By: michaelmaitland Differential Revision: https://reviews.llvm.org/D141565
- Loading branch information
1 parent
af12879
commit 781dedb
Showing
3 changed files
with
65 additions
and
23 deletions.
There are no files selected for viewing
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters