Skip to content

Commit

Permalink
[ARC] Add missing condition codes.
Browse files Browse the repository at this point in the history
Summary: Added VS and VC, required for disassembling.

Reviewers: petecoup

Reviewed By: petecoup

Subscribers: llvm-commits

Differential Revision: https://reviews.llvm.org/D42172

llvm-svn: 322718
  • Loading branch information
tkrasnukha committed Jan 17, 2018
1 parent 996a8c1 commit 8979eea
Show file tree
Hide file tree
Showing 3 changed files with 10 additions and 0 deletions.
4 changes: 4 additions & 0 deletions llvm/lib/Target/ARC/ARCInstrInfo.cpp
Expand Up @@ -103,6 +103,10 @@ static ARCCC::CondCode GetOppositeBranchCondition(ARCCC::CondCode CC) {
return ARCCC::LE;
case ARCCC::GE:
return ARCCC::LT;
case ARCCC::VS:
return ARCCC::VC;
case ARCCC::VC:
return ARCCC::VS;
case ARCCC::LT:
return ARCCC::GE;
case ARCCC::LE:
Expand Down
4 changes: 4 additions & 0 deletions llvm/lib/Target/ARC/InstPrinter/ARCInstPrinter.cpp
Expand Up @@ -66,6 +66,10 @@ static const char *ARCCondCodeToString(ARCCC::CondCode CC) {
return "gt";
case ARCCC::GE:
return "ge";
case ARCCC::VS:
return "vs";
case ARCCC::VC:
return "vc";
case ARCCC::LT:
return "lt";
case ARCCC::LE:
Expand Down
2 changes: 2 additions & 0 deletions llvm/lib/Target/ARC/MCTargetDesc/ARCInfo.h
Expand Up @@ -30,6 +30,8 @@ enum CondCode {
N = 0x4,
LO = 0x5,
HS = 0x6,
VS = 0x7,
VC = 0x8,
GT = 0x9,
GE = 0xa,
LT = 0xb,
Expand Down

0 comments on commit 8979eea

Please sign in to comment.