-
Notifications
You must be signed in to change notification settings - Fork 10.8k
Commit
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
[RISCV][NFC] Move tests of inline asm memory constraints to separate …
…file We will need to check the output of medium code model. Reviewed By: wangpc Differential Revision: https://reviews.llvm.org/D157965
- Loading branch information
Showing
2 changed files
with
277 additions
and
152 deletions.
There are no files selected for viewing
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Original file line number | Diff line number | Diff line change |
---|---|---|
@@ -0,0 +1,277 @@ | ||
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py | ||
; RUN: llc -mtriple=riscv32 -verify-machineinstrs -no-integrated-as < %s \ | ||
; RUN: | FileCheck -check-prefixes=RV32I %s | ||
; RUN: llc -mtriple=riscv64 -verify-machineinstrs -no-integrated-as < %s \ | ||
; RUN: | FileCheck -check-prefixes=RV64I %s | ||
; RUN: llc -mtriple=riscv32 -code-model=medium -verify-machineinstrs -no-integrated-as < %s \ | ||
; RUN: | FileCheck -check-prefixes=RV32I-MEDIUM %s | ||
; RUN: llc -mtriple=riscv64 -code-model=medium -verify-machineinstrs -no-integrated-as < %s \ | ||
; RUN: | FileCheck -check-prefixes=RV64I-MEDIUM %s | ||
|
||
define void @constraint_m_1(ptr %a) nounwind { | ||
; RV32I-LABEL: constraint_m_1: | ||
; RV32I: # %bb.0: | ||
; RV32I-NEXT: #APP | ||
; RV32I-NEXT: #NO_APP | ||
; RV32I-NEXT: ret | ||
; | ||
; RV64I-LABEL: constraint_m_1: | ||
; RV64I: # %bb.0: | ||
; RV64I-NEXT: #APP | ||
; RV64I-NEXT: #NO_APP | ||
; RV64I-NEXT: ret | ||
; | ||
; RV32I-MEDIUM-LABEL: constraint_m_1: | ||
; RV32I-MEDIUM: # %bb.0: | ||
; RV32I-MEDIUM-NEXT: #APP | ||
; RV32I-MEDIUM-NEXT: #NO_APP | ||
; RV32I-MEDIUM-NEXT: ret | ||
; | ||
; RV64I-MEDIUM-LABEL: constraint_m_1: | ||
; RV64I-MEDIUM: # %bb.0: | ||
; RV64I-MEDIUM-NEXT: #APP | ||
; RV64I-MEDIUM-NEXT: #NO_APP | ||
; RV64I-MEDIUM-NEXT: ret | ||
call void asm sideeffect "", "=*m"(ptr elementtype(i32) %a) | ||
ret void | ||
} | ||
|
||
define i32 @constraint_m_2(ptr %a) nounwind { | ||
; RV32I-LABEL: constraint_m_2: | ||
; RV32I: # %bb.0: | ||
; RV32I-NEXT: #APP | ||
; RV32I-NEXT: lw a0, 0(a0) | ||
; RV32I-NEXT: #NO_APP | ||
; RV32I-NEXT: ret | ||
; | ||
; RV64I-LABEL: constraint_m_2: | ||
; RV64I: # %bb.0: | ||
; RV64I-NEXT: #APP | ||
; RV64I-NEXT: lw a0, 0(a0) | ||
; RV64I-NEXT: #NO_APP | ||
; RV64I-NEXT: ret | ||
; | ||
; RV32I-MEDIUM-LABEL: constraint_m_2: | ||
; RV32I-MEDIUM: # %bb.0: | ||
; RV32I-MEDIUM-NEXT: #APP | ||
; RV32I-MEDIUM-NEXT: lw a0, 0(a0) | ||
; RV32I-MEDIUM-NEXT: #NO_APP | ||
; RV32I-MEDIUM-NEXT: ret | ||
; | ||
; RV64I-MEDIUM-LABEL: constraint_m_2: | ||
; RV64I-MEDIUM: # %bb.0: | ||
; RV64I-MEDIUM-NEXT: #APP | ||
; RV64I-MEDIUM-NEXT: lw a0, 0(a0) | ||
; RV64I-MEDIUM-NEXT: #NO_APP | ||
; RV64I-MEDIUM-NEXT: ret | ||
%1 = tail call i32 asm "lw $0, $1", "=r,*m"(ptr elementtype(i32) %a) | ||
ret i32 %1 | ||
} | ||
|
||
define i32 @constraint_m_with_offset(ptr %a) nounwind { | ||
; RV32I-LABEL: constraint_m_with_offset: | ||
; RV32I: # %bb.0: | ||
; RV32I-NEXT: #APP | ||
; RV32I-NEXT: lw a0, 4(a0) | ||
; RV32I-NEXT: #NO_APP | ||
; RV32I-NEXT: ret | ||
; | ||
; RV64I-LABEL: constraint_m_with_offset: | ||
; RV64I: # %bb.0: | ||
; RV64I-NEXT: #APP | ||
; RV64I-NEXT: lw a0, 4(a0) | ||
; RV64I-NEXT: #NO_APP | ||
; RV64I-NEXT: ret | ||
; | ||
; RV32I-MEDIUM-LABEL: constraint_m_with_offset: | ||
; RV32I-MEDIUM: # %bb.0: | ||
; RV32I-MEDIUM-NEXT: #APP | ||
; RV32I-MEDIUM-NEXT: lw a0, 4(a0) | ||
; RV32I-MEDIUM-NEXT: #NO_APP | ||
; RV32I-MEDIUM-NEXT: ret | ||
; | ||
; RV64I-MEDIUM-LABEL: constraint_m_with_offset: | ||
; RV64I-MEDIUM: # %bb.0: | ||
; RV64I-MEDIUM-NEXT: #APP | ||
; RV64I-MEDIUM-NEXT: lw a0, 4(a0) | ||
; RV64I-MEDIUM-NEXT: #NO_APP | ||
; RV64I-MEDIUM-NEXT: ret | ||
%1 = getelementptr i32, ptr %a, i32 1 | ||
%2 = tail call i32 asm "lw $0, $1", "=r,*m"(ptr elementtype(i32) %1) | ||
ret i32 %2 | ||
} | ||
|
||
define void @constraint_o_1(ptr %a) nounwind { | ||
; RV32I-LABEL: constraint_o_1: | ||
; RV32I: # %bb.0: | ||
; RV32I-NEXT: #APP | ||
; RV32I-NEXT: #NO_APP | ||
; RV32I-NEXT: ret | ||
; | ||
; RV64I-LABEL: constraint_o_1: | ||
; RV64I: # %bb.0: | ||
; RV64I-NEXT: #APP | ||
; RV64I-NEXT: #NO_APP | ||
; RV64I-NEXT: ret | ||
; | ||
; RV32I-MEDIUM-LABEL: constraint_o_1: | ||
; RV32I-MEDIUM: # %bb.0: | ||
; RV32I-MEDIUM-NEXT: #APP | ||
; RV32I-MEDIUM-NEXT: #NO_APP | ||
; RV32I-MEDIUM-NEXT: ret | ||
; | ||
; RV64I-MEDIUM-LABEL: constraint_o_1: | ||
; RV64I-MEDIUM: # %bb.0: | ||
; RV64I-MEDIUM-NEXT: #APP | ||
; RV64I-MEDIUM-NEXT: #NO_APP | ||
; RV64I-MEDIUM-NEXT: ret | ||
call void asm sideeffect "", "=*o"(ptr elementtype(i32) %a) | ||
ret void | ||
} | ||
|
||
define i32 @constraint_o_2(ptr %a) nounwind { | ||
; RV32I-LABEL: constraint_o_2: | ||
; RV32I: # %bb.0: | ||
; RV32I-NEXT: #APP | ||
; RV32I-NEXT: lw a0, 0(a0) | ||
; RV32I-NEXT: #NO_APP | ||
; RV32I-NEXT: ret | ||
; | ||
; RV64I-LABEL: constraint_o_2: | ||
; RV64I: # %bb.0: | ||
; RV64I-NEXT: #APP | ||
; RV64I-NEXT: lw a0, 0(a0) | ||
; RV64I-NEXT: #NO_APP | ||
; RV64I-NEXT: ret | ||
; | ||
; RV32I-MEDIUM-LABEL: constraint_o_2: | ||
; RV32I-MEDIUM: # %bb.0: | ||
; RV32I-MEDIUM-NEXT: #APP | ||
; RV32I-MEDIUM-NEXT: lw a0, 0(a0) | ||
; RV32I-MEDIUM-NEXT: #NO_APP | ||
; RV32I-MEDIUM-NEXT: ret | ||
; | ||
; RV64I-MEDIUM-LABEL: constraint_o_2: | ||
; RV64I-MEDIUM: # %bb.0: | ||
; RV64I-MEDIUM-NEXT: #APP | ||
; RV64I-MEDIUM-NEXT: lw a0, 0(a0) | ||
; RV64I-MEDIUM-NEXT: #NO_APP | ||
; RV64I-MEDIUM-NEXT: ret | ||
%1 = tail call i32 asm "lw $0, $1", "=r,*o"(ptr elementtype(i32) %a) | ||
ret i32 %1 | ||
} | ||
|
||
define i32 @constraint_o_with_offset(ptr %a) nounwind { | ||
; RV32I-LABEL: constraint_o_with_offset: | ||
; RV32I: # %bb.0: | ||
; RV32I-NEXT: #APP | ||
; RV32I-NEXT: lw a0, 4(a0) | ||
; RV32I-NEXT: #NO_APP | ||
; RV32I-NEXT: ret | ||
; | ||
; RV64I-LABEL: constraint_o_with_offset: | ||
; RV64I: # %bb.0: | ||
; RV64I-NEXT: #APP | ||
; RV64I-NEXT: lw a0, 4(a0) | ||
; RV64I-NEXT: #NO_APP | ||
; RV64I-NEXT: ret | ||
; | ||
; RV32I-MEDIUM-LABEL: constraint_o_with_offset: | ||
; RV32I-MEDIUM: # %bb.0: | ||
; RV32I-MEDIUM-NEXT: #APP | ||
; RV32I-MEDIUM-NEXT: lw a0, 4(a0) | ||
; RV32I-MEDIUM-NEXT: #NO_APP | ||
; RV32I-MEDIUM-NEXT: ret | ||
; | ||
; RV64I-MEDIUM-LABEL: constraint_o_with_offset: | ||
; RV64I-MEDIUM: # %bb.0: | ||
; RV64I-MEDIUM-NEXT: #APP | ||
; RV64I-MEDIUM-NEXT: lw a0, 4(a0) | ||
; RV64I-MEDIUM-NEXT: #NO_APP | ||
; RV64I-MEDIUM-NEXT: ret | ||
%1 = getelementptr i32, ptr %a, i32 1 | ||
%2 = tail call i32 asm "lw $0, $1", "=r,*o"(ptr elementtype(i32) %1) | ||
ret i32 %2 | ||
} | ||
|
||
define void @constraint_A(ptr %a) nounwind { | ||
; RV32I-LABEL: constraint_A: | ||
; RV32I: # %bb.0: | ||
; RV32I-NEXT: #APP | ||
; RV32I-NEXT: sb s0, 0(a0) | ||
; RV32I-NEXT: #NO_APP | ||
; RV32I-NEXT: #APP | ||
; RV32I-NEXT: lb s1, 0(a0) | ||
; RV32I-NEXT: #NO_APP | ||
; RV32I-NEXT: ret | ||
; | ||
; RV64I-LABEL: constraint_A: | ||
; RV64I: # %bb.0: | ||
; RV64I-NEXT: #APP | ||
; RV64I-NEXT: sb s0, 0(a0) | ||
; RV64I-NEXT: #NO_APP | ||
; RV64I-NEXT: #APP | ||
; RV64I-NEXT: lb s1, 0(a0) | ||
; RV64I-NEXT: #NO_APP | ||
; RV64I-NEXT: ret | ||
; | ||
; RV32I-MEDIUM-LABEL: constraint_A: | ||
; RV32I-MEDIUM: # %bb.0: | ||
; RV32I-MEDIUM-NEXT: #APP | ||
; RV32I-MEDIUM-NEXT: sb s0, 0(a0) | ||
; RV32I-MEDIUM-NEXT: #NO_APP | ||
; RV32I-MEDIUM-NEXT: #APP | ||
; RV32I-MEDIUM-NEXT: lb s1, 0(a0) | ||
; RV32I-MEDIUM-NEXT: #NO_APP | ||
; RV32I-MEDIUM-NEXT: ret | ||
; | ||
; RV64I-MEDIUM-LABEL: constraint_A: | ||
; RV64I-MEDIUM: # %bb.0: | ||
; RV64I-MEDIUM-NEXT: #APP | ||
; RV64I-MEDIUM-NEXT: sb s0, 0(a0) | ||
; RV64I-MEDIUM-NEXT: #NO_APP | ||
; RV64I-MEDIUM-NEXT: #APP | ||
; RV64I-MEDIUM-NEXT: lb s1, 0(a0) | ||
; RV64I-MEDIUM-NEXT: #NO_APP | ||
; RV64I-MEDIUM-NEXT: ret | ||
tail call void asm sideeffect "sb s0, $0", "*A"(ptr elementtype(i8) %a) | ||
tail call void asm sideeffect "lb s1, $0", "*A"(ptr elementtype(i8) %a) | ||
ret void | ||
} | ||
|
||
define i32 @constraint_A_with_offset(ptr %a) nounwind { | ||
; RV32I-LABEL: constraint_A_with_offset: | ||
; RV32I: # %bb.0: | ||
; RV32I-NEXT: addi a0, a0, 4 | ||
; RV32I-NEXT: #APP | ||
; RV32I-NEXT: lw a0, 0(a0) | ||
; RV32I-NEXT: #NO_APP | ||
; RV32I-NEXT: ret | ||
; | ||
; RV64I-LABEL: constraint_A_with_offset: | ||
; RV64I: # %bb.0: | ||
; RV64I-NEXT: addi a0, a0, 4 | ||
; RV64I-NEXT: #APP | ||
; RV64I-NEXT: lw a0, 0(a0) | ||
; RV64I-NEXT: #NO_APP | ||
; RV64I-NEXT: ret | ||
; | ||
; RV32I-MEDIUM-LABEL: constraint_A_with_offset: | ||
; RV32I-MEDIUM: # %bb.0: | ||
; RV32I-MEDIUM-NEXT: addi a0, a0, 4 | ||
; RV32I-MEDIUM-NEXT: #APP | ||
; RV32I-MEDIUM-NEXT: lw a0, 0(a0) | ||
; RV32I-MEDIUM-NEXT: #NO_APP | ||
; RV32I-MEDIUM-NEXT: ret | ||
; | ||
; RV64I-MEDIUM-LABEL: constraint_A_with_offset: | ||
; RV64I-MEDIUM: # %bb.0: | ||
; RV64I-MEDIUM-NEXT: addi a0, a0, 4 | ||
; RV64I-MEDIUM-NEXT: #APP | ||
; RV64I-MEDIUM-NEXT: lw a0, 0(a0) | ||
; RV64I-MEDIUM-NEXT: #NO_APP | ||
; RV64I-MEDIUM-NEXT: ret | ||
%1 = getelementptr i32, ptr %a, i32 1 | ||
%2 = tail call i32 asm "lw $0, $1", "=r,*A"(ptr elementtype(i32) %1) | ||
ret i32 %2 | ||
} |
Oops, something went wrong.