[DPWBS-1409] Re-organize the GlobalISel CMake tablegen logic.

Prviously whenerver a new pattern was added, all files including one of the TriCorGen* headers needed to be re-compiled. Instead, include the instruction definitions in the GlobalISel files. This should not have any functional change apart from the improved build times.
llvm · Mar 23, 2020 · bdf6385 · bdf6385
1 parent 69d8541
commit bdf6385
Show file tree

Hide file tree

Showing 3 changed files with 5 additions and 2 deletions.
diff --git a/llvm/lib/Target/TriCore/CMakeLists.txt b/llvm/lib/Target/TriCore/CMakeLists.txt
@@ -6,12 +6,14 @@ tablegen(LLVM TriCoreGenMCCodeEmitter.inc -gen-emitter)
 tablegen(LLVM TriCoreGenAsmMatcher.inc -gen-asm-matcher)
 tablegen(LLVM TriCoreGenAsmWriter.inc -gen-asm-writer)
 tablegen(LLVM TriCoreGenSubtargetInfo.inc -gen-subtarget)
-tablegen(LLVM TriCoreGenGlobalISel.inc -gen-global-isel)
 tablegen(LLVM TriCoreGenRegisterBank.inc -gen-register-bank)
 tablegen(LLVM TriCoreGenCallingConv.inc -gen-callingconv)
 tablegen(LLVM TriCoreGenDisassemblerTables.inc -gen-disassembler)
 tablegen(LLVM TriCoreGenSystemOperands.inc -gen-searchable-tables)
 
+set(LLVM_TARGET_DEFINITIONS TriCoreGISelPattern.td)
+tablegen(LLVM TriCoreGenGlobalISel.inc -gen-global-isel)
+
 add_public_tablegen_target(TriCoreCommonTableGen)
 
 add_llvm_target(TriCoreCodeGen

diff --git a/llvm/lib/Target/TriCore/TriCore.td b/llvm/lib/Target/TriCore/TriCore.td
@@ -43,7 +43,6 @@ include "TriCoreCallingConv.td"
 //===----------------------------------------------------------------------===//
 
 include "TriCoreInstrInfo.td"
-include "TriCoreGISelPattern.td"
 
 def TriCoreInstrInfo : InstrInfo;
 

diff --git a/llvm/lib/Target/TriCore/TriCoreGISelPattern.td b/llvm/lib/Target/TriCore/TriCoreGISelPattern.td
@@ -10,6 +10,8 @@
 //
 //===----------------------------------------------------------------------===//
 
+include "TriCore.td"
+
 //===----------------------------------------------------------------------===//
 // Helper
 //===----------------------------------------------------------------------===//