Skip to content

Commit

Permalink
[VE] Correct addRegisterClass calls
Browse files Browse the repository at this point in the history
Correct addRegisterClass calls for vector mask registers.

Reviewed By: simoll

Differential Revision: https://reviews.llvm.org/D93212
  • Loading branch information
kaz7 committed Dec 14, 2020
1 parent 6bbbe4a commit c9213e1
Showing 1 changed file with 2 additions and 4 deletions.
6 changes: 2 additions & 4 deletions llvm/lib/Target/VE/VEISelLowering.cpp
Expand Up @@ -73,8 +73,6 @@ bool VETargetLowering::CanLowerReturn(
static const MVT AllVectorVTs[] = {MVT::v256i32, MVT::v512i32, MVT::v256i64,
MVT::v256f32, MVT::v512f32, MVT::v256f64};

static const MVT AllMaskVTs[] = {MVT::v256i1, MVT::v512i1};

void VETargetLowering::initRegisterClasses() {
// Set up the register classes.
addRegisterClass(MVT::i32, &VE::I32RegClass);
Expand All @@ -86,8 +84,8 @@ void VETargetLowering::initRegisterClasses() {
if (Subtarget->enableVPU()) {
for (MVT VecVT : AllVectorVTs)
addRegisterClass(VecVT, &VE::V64RegClass);
for (MVT MaskVT : AllMaskVTs)
addRegisterClass(MaskVT, &VE::VMRegClass);
addRegisterClass(MVT::v256i1, &VE::VMRegClass);
addRegisterClass(MVT::v512i1, &VE::VM512RegClass);
}
}

Expand Down

0 comments on commit c9213e1

Please sign in to comment.