Commit
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
AMDGPU/GlobalISel: Select G_UADDE/G_USUBE
- Loading branch information
Showing
6 changed files
with
349 additions
and
11 deletions.
There are no files selected for viewing
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
70 changes: 70 additions & 0 deletions
70
llvm/test/CodeGen/AMDGPU/GlobalISel/inst-select-uadde.gfx10.mir
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Original file line number | Diff line number | Diff line change |
---|---|---|
@@ -0,0 +1,70 @@ | ||
# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py | ||
# RUN: llc -march=amdgcn -mcpu=gfx1010 -run-pass=instruction-select -verify-machineinstrs -o - %s | FileCheck -check-prefix=GFX10 %s | ||
|
||
# These violate the constant bus restriction pre-gfx10 | ||
|
||
--- | ||
name: uadde_s32_s1_vsv | ||
legalized: true | ||
regBankSelected: true | ||
|
||
body: | | ||
bb.0: | ||
liveins: $sgpr0, $vgpr0 | ||
; GFX10-LABEL: name: uadde_s32_s1_vsv | ||
; GFX10: $vcc_hi = IMPLICIT_DEF | ||
; GFX10: [[COPY:%[0-9]+]]:sreg_32 = COPY $sgpr0 | ||
; GFX10: [[COPY1:%[0-9]+]]:vgpr_32 = COPY $vgpr0 | ||
; GFX10: [[COPY2:%[0-9]+]]:vgpr_32 = COPY $vgpr2 | ||
; GFX10: [[V_MOV_B32_e32_:%[0-9]+]]:vgpr_32 = V_MOV_B32_e32 0, implicit $exec | ||
; GFX10: [[V_CMP_EQ_U32_e64_:%[0-9]+]]:sreg_32_xm0_xexec = V_CMP_EQ_U32_e64 [[COPY2]], [[V_MOV_B32_e32_]], implicit $exec | ||
; GFX10: [[V_ADDC_U32_e64_:%[0-9]+]]:vgpr_32, [[V_ADDC_U32_e64_1:%[0-9]+]]:sreg_32_xm0_xexec = V_ADDC_U32_e64 [[COPY]], [[COPY1]], [[V_CMP_EQ_U32_e64_]], 0, implicit $exec | ||
; GFX10: [[V_MOV_B32_e32_1:%[0-9]+]]:vgpr_32 = V_MOV_B32_e32 0, implicit $exec | ||
; GFX10: [[V_MOV_B32_e32_2:%[0-9]+]]:vgpr_32 = V_MOV_B32_e32 1, implicit $exec | ||
; GFX10: [[V_CNDMASK_B32_e64_:%[0-9]+]]:vgpr_32 = V_CNDMASK_B32_e64 0, [[V_MOV_B32_e32_2]], 0, [[V_MOV_B32_e32_1]], [[V_ADDC_U32_e64_1]], implicit $exec | ||
; GFX10: S_ENDPGM 0, implicit [[V_ADDC_U32_e64_]], implicit [[V_CNDMASK_B32_e64_]] | ||
%0:sgpr(s32) = COPY $sgpr0 | ||
%1:vgpr(s32) = COPY $vgpr0 | ||
%2:vgpr(s32) = COPY $vgpr2 | ||
%3:vgpr(s32) = G_CONSTANT i32 0 | ||
%4:vcc(s1) = G_ICMP intpred(eq), %2, %3 | ||
%5:vgpr(s32), %6:vcc(s1) = G_UADDE %0, %1, %4 | ||
%7:vgpr(s32) = G_CONSTANT i32 0 | ||
%8:vgpr(s32) = G_CONSTANT i32 1 | ||
%9:vgpr(s32) = G_SELECT %6, %7, %8 | ||
S_ENDPGM 0, implicit %5, implicit %9 | ||
... | ||
|
||
--- | ||
name: uadde_s32_s1_vvs | ||
legalized: true | ||
regBankSelected: true | ||
|
||
body: | | ||
bb.0: | ||
liveins: $sgpr0, $vgpr0 | ||
; GFX10-LABEL: name: uadde_s32_s1_vvs | ||
; GFX10: $vcc_hi = IMPLICIT_DEF | ||
; GFX10: [[COPY:%[0-9]+]]:vgpr_32 = COPY $vgpr0 | ||
; GFX10: [[COPY1:%[0-9]+]]:sreg_32 = COPY $sgpr0 | ||
; GFX10: [[COPY2:%[0-9]+]]:vgpr_32 = COPY $vgpr2 | ||
; GFX10: [[V_MOV_B32_e32_:%[0-9]+]]:vgpr_32 = V_MOV_B32_e32 0, implicit $exec | ||
; GFX10: [[V_CMP_EQ_U32_e64_:%[0-9]+]]:sreg_32_xm0_xexec = V_CMP_EQ_U32_e64 [[COPY2]], [[V_MOV_B32_e32_]], implicit $exec | ||
; GFX10: [[V_ADDC_U32_e64_:%[0-9]+]]:vgpr_32, [[V_ADDC_U32_e64_1:%[0-9]+]]:sreg_32_xm0_xexec = V_ADDC_U32_e64 [[COPY]], [[COPY1]], [[V_CMP_EQ_U32_e64_]], 0, implicit $exec | ||
; GFX10: [[V_MOV_B32_e32_1:%[0-9]+]]:vgpr_32 = V_MOV_B32_e32 0, implicit $exec | ||
; GFX10: [[V_MOV_B32_e32_2:%[0-9]+]]:vgpr_32 = V_MOV_B32_e32 1, implicit $exec | ||
; GFX10: [[V_CNDMASK_B32_e64_:%[0-9]+]]:vgpr_32 = V_CNDMASK_B32_e64 0, [[V_MOV_B32_e32_2]], 0, [[V_MOV_B32_e32_1]], [[V_ADDC_U32_e64_1]], implicit $exec | ||
; GFX10: S_ENDPGM 0, implicit [[V_ADDC_U32_e64_]], implicit [[V_CNDMASK_B32_e64_]] | ||
%0:vgpr(s32) = COPY $vgpr0 | ||
%1:sgpr(s32) = COPY $sgpr0 | ||
%2:vgpr(s32) = COPY $vgpr2 | ||
%3:vgpr(s32) = G_CONSTANT i32 0 | ||
%4:vcc(s1) = G_ICMP intpred(eq), %2, %3 | ||
%5:vgpr(s32), %6:vcc(s1) = G_UADDE %0, %1, %4 | ||
%7:vgpr(s32) = G_CONSTANT i32 0 | ||
%8:vgpr(s32) = G_CONSTANT i32 1 | ||
%9:vgpr(s32) = G_SELECT %6, %7, %8 | ||
S_ENDPGM 0, implicit %5, implicit %9 | ||
... |
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Original file line number | Diff line number | Diff line change |
---|---|---|
@@ -0,0 +1,89 @@ | ||
# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py | ||
# RUN: llc -march=amdgcn -mcpu=tahiti -run-pass=instruction-select -verify-machineinstrs -o - %s | FileCheck -check-prefix=WAVE64 %s | ||
# RUN: llc -march=amdgcn -mcpu=fiji -run-pass=instruction-select -verify-machineinstrs -o - %s | FileCheck -check-prefix=WAVE64 %s | ||
# RUN: llc -march=amdgcn -mcpu=gfx900 -run-pass=instruction-select -verify-machineinstrs -o - %s | FileCheck -check-prefix=WAVE64 %s | ||
# RUN: llc -march=amdgcn -mcpu=gfx1010 -run-pass=instruction-select -verify-machineinstrs -o - %s | FileCheck -check-prefix=WAVE32 %s | ||
|
||
--- | ||
name: uadde_s32_s1_sss | ||
legalized: true | ||
regBankSelected: true | ||
|
||
body: | | ||
bb.0: | ||
liveins: $sgpr0, $sgpr1, $sgpr2 | ||
; WAVE64-LABEL: name: uadde_s32_s1_sss | ||
; WAVE64: [[COPY:%[0-9]+]]:sreg_32 = COPY $sgpr0 | ||
; WAVE64: [[COPY1:%[0-9]+]]:sreg_32 = COPY $sgpr1 | ||
; WAVE64: [[COPY2:%[0-9]+]]:sreg_32 = COPY $sgpr2 | ||
; WAVE64: [[S_MOV_B32_:%[0-9]+]]:sreg_32 = S_MOV_B32 0 | ||
; WAVE64: S_CMP_EQ_U32 [[COPY2]], [[S_MOV_B32_]], implicit-def $scc | ||
; WAVE64: [[COPY3:%[0-9]+]]:sreg_32 = COPY $scc | ||
; WAVE64: $scc = COPY [[COPY3]] | ||
; WAVE64: [[S_ADDC_U32_:%[0-9]+]]:sreg_32 = S_ADDC_U32 [[COPY]], [[COPY1]], implicit-def $scc, implicit $scc | ||
; WAVE64: [[COPY4:%[0-9]+]]:sreg_32 = COPY $scc | ||
; WAVE64: $scc = COPY [[COPY4]] | ||
; WAVE64: [[S_CSELECT_B32_:%[0-9]+]]:sreg_32 = S_CSELECT_B32 [[COPY]], [[COPY1]], implicit $scc | ||
; WAVE64: S_ENDPGM 0, implicit [[S_ADDC_U32_]], implicit [[S_CSELECT_B32_]] | ||
; WAVE32-LABEL: name: uadde_s32_s1_sss | ||
; WAVE32: $vcc_hi = IMPLICIT_DEF | ||
; WAVE32: [[COPY:%[0-9]+]]:sreg_32 = COPY $sgpr0 | ||
; WAVE32: [[COPY1:%[0-9]+]]:sreg_32 = COPY $sgpr1 | ||
; WAVE32: [[COPY2:%[0-9]+]]:sreg_32 = COPY $sgpr2 | ||
; WAVE32: [[S_MOV_B32_:%[0-9]+]]:sreg_32 = S_MOV_B32 0 | ||
; WAVE32: S_CMP_EQ_U32 [[COPY2]], [[S_MOV_B32_]], implicit-def $scc | ||
; WAVE32: [[COPY3:%[0-9]+]]:sreg_32 = COPY $scc | ||
; WAVE32: $scc = COPY [[COPY3]] | ||
; WAVE32: [[S_ADDC_U32_:%[0-9]+]]:sreg_32 = S_ADDC_U32 [[COPY]], [[COPY1]], implicit-def $scc, implicit $scc | ||
; WAVE32: [[COPY4:%[0-9]+]]:sreg_32 = COPY $scc | ||
; WAVE32: $scc = COPY [[COPY4]] | ||
; WAVE32: [[S_CSELECT_B32_:%[0-9]+]]:sreg_32 = S_CSELECT_B32 [[COPY]], [[COPY1]], implicit $scc | ||
; WAVE32: S_ENDPGM 0, implicit [[S_ADDC_U32_]], implicit [[S_CSELECT_B32_]] | ||
%0:sgpr(s32) = COPY $sgpr0 | ||
%1:sgpr(s32) = COPY $sgpr1 | ||
%2:sgpr(s32) = COPY $sgpr2 | ||
%3:sgpr(s32) = G_CONSTANT i32 0 | ||
%4:sgpr(s32) = G_ICMP intpred(eq), %2, %3 | ||
%5:sgpr(s32), %6:sgpr(s32) = G_UADDE %0, %1, %4 | ||
%7:sgpr(s32) = G_SELECT %6, %0, %1 | ||
S_ENDPGM 0, implicit %5, implicit %7 | ||
... | ||
|
||
--- | ||
name: uadde_s32_s1_vvv | ||
legalized: true | ||
regBankSelected: true | ||
|
||
body: | | ||
bb.0: | ||
liveins: $vgpr0, $vgpr1, $vgpr2 | ||
; WAVE64-LABEL: name: uadde_s32_s1_vvv | ||
; WAVE64: [[COPY:%[0-9]+]]:vgpr_32 = COPY $vgpr0 | ||
; WAVE64: [[COPY1:%[0-9]+]]:vgpr_32 = COPY $vgpr1 | ||
; WAVE64: [[COPY2:%[0-9]+]]:vgpr_32 = COPY $vgpr2 | ||
; WAVE64: [[V_MOV_B32_e32_:%[0-9]+]]:vgpr_32 = V_MOV_B32_e32 0, implicit $exec | ||
; WAVE64: [[V_CMP_EQ_U32_e64_:%[0-9]+]]:sreg_64_xexec = V_CMP_EQ_U32_e64 [[COPY2]], [[V_MOV_B32_e32_]], implicit $exec | ||
; WAVE64: [[V_ADDC_U32_e64_:%[0-9]+]]:vgpr_32, [[V_ADDC_U32_e64_1:%[0-9]+]]:sreg_64_xexec = V_ADDC_U32_e64 [[COPY]], [[COPY1]], [[V_CMP_EQ_U32_e64_]], 0, implicit $exec | ||
; WAVE64: [[V_CNDMASK_B32_e64_:%[0-9]+]]:vgpr_32 = V_CNDMASK_B32_e64 0, [[COPY1]], 0, [[COPY]], [[V_ADDC_U32_e64_1]], implicit $exec | ||
; WAVE64: S_ENDPGM 0, implicit [[V_ADDC_U32_e64_]], implicit [[V_CNDMASK_B32_e64_]] | ||
; WAVE32-LABEL: name: uadde_s32_s1_vvv | ||
; WAVE32: $vcc_hi = IMPLICIT_DEF | ||
; WAVE32: [[COPY:%[0-9]+]]:vgpr_32 = COPY $vgpr0 | ||
; WAVE32: [[COPY1:%[0-9]+]]:vgpr_32 = COPY $vgpr1 | ||
; WAVE32: [[COPY2:%[0-9]+]]:vgpr_32 = COPY $vgpr2 | ||
; WAVE32: [[V_MOV_B32_e32_:%[0-9]+]]:vgpr_32 = V_MOV_B32_e32 0, implicit $exec | ||
; WAVE32: [[V_CMP_EQ_U32_e64_:%[0-9]+]]:sreg_32_xm0_xexec = V_CMP_EQ_U32_e64 [[COPY2]], [[V_MOV_B32_e32_]], implicit $exec | ||
; WAVE32: [[V_ADDC_U32_e64_:%[0-9]+]]:vgpr_32, [[V_ADDC_U32_e64_1:%[0-9]+]]:sreg_32_xm0_xexec = V_ADDC_U32_e64 [[COPY]], [[COPY1]], [[V_CMP_EQ_U32_e64_]], 0, implicit $exec | ||
; WAVE32: [[V_CNDMASK_B32_e64_:%[0-9]+]]:vgpr_32 = V_CNDMASK_B32_e64 0, [[COPY1]], 0, [[COPY]], [[V_ADDC_U32_e64_1]], implicit $exec | ||
; WAVE32: S_ENDPGM 0, implicit [[V_ADDC_U32_e64_]], implicit [[V_CNDMASK_B32_e64_]] | ||
%0:vgpr(s32) = COPY $vgpr0 | ||
%1:vgpr(s32) = COPY $vgpr1 | ||
%2:vgpr(s32) = COPY $vgpr2 | ||
%3:vgpr(s32) = G_CONSTANT i32 0 | ||
%4:vcc(s1) = G_ICMP intpred(eq), %2, %3 | ||
%5:vgpr(s32), %6:vcc(s1) = G_UADDE %0, %1, %4 | ||
%7:vgpr(s32) = G_SELECT %6, %0, %1 | ||
S_ENDPGM 0, implicit %5, implicit %7 | ||
... |
70 changes: 70 additions & 0 deletions
70
llvm/test/CodeGen/AMDGPU/GlobalISel/inst-select-usube.gfx10.mir
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Original file line number | Diff line number | Diff line change |
---|---|---|
@@ -0,0 +1,70 @@ | ||
# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py | ||
# RUN: llc -march=amdgcn -mcpu=gfx1010 -run-pass=instruction-select -verify-machineinstrs -o - %s | FileCheck -check-prefix=GFX10 %s | ||
|
||
# These violate the constant bus restriction pre-gfx10 | ||
|
||
--- | ||
name: usube_s32_s1_vsv | ||
legalized: true | ||
regBankSelected: true | ||
|
||
body: | | ||
bb.0: | ||
liveins: $sgpr0, $vgpr0 | ||
; GFX10-LABEL: name: usube_s32_s1_vsv | ||
; GFX10: $vcc_hi = IMPLICIT_DEF | ||
; GFX10: [[COPY:%[0-9]+]]:sreg_32 = COPY $sgpr0 | ||
; GFX10: [[COPY1:%[0-9]+]]:vgpr_32 = COPY $vgpr0 | ||
; GFX10: [[COPY2:%[0-9]+]]:vgpr_32 = COPY $vgpr2 | ||
; GFX10: [[V_MOV_B32_e32_:%[0-9]+]]:vgpr_32 = V_MOV_B32_e32 0, implicit $exec | ||
; GFX10: [[V_CMP_EQ_U32_e64_:%[0-9]+]]:sreg_32_xm0_xexec = V_CMP_EQ_U32_e64 [[COPY2]], [[V_MOV_B32_e32_]], implicit $exec | ||
; GFX10: [[V_SUBB_U32_e64_:%[0-9]+]]:vgpr_32, [[V_SUBB_U32_e64_1:%[0-9]+]]:sreg_32_xm0_xexec = V_SUBB_U32_e64 [[COPY]], [[COPY1]], [[V_CMP_EQ_U32_e64_]], 0, implicit $exec | ||
; GFX10: [[V_MOV_B32_e32_1:%[0-9]+]]:vgpr_32 = V_MOV_B32_e32 0, implicit $exec | ||
; GFX10: [[V_MOV_B32_e32_2:%[0-9]+]]:vgpr_32 = V_MOV_B32_e32 1, implicit $exec | ||
; GFX10: [[V_CNDMASK_B32_e64_:%[0-9]+]]:vgpr_32 = V_CNDMASK_B32_e64 0, [[V_MOV_B32_e32_2]], 0, [[V_MOV_B32_e32_1]], [[V_SUBB_U32_e64_1]], implicit $exec | ||
; GFX10: S_ENDPGM 0, implicit [[V_SUBB_U32_e64_]], implicit [[V_CNDMASK_B32_e64_]] | ||
%0:sgpr(s32) = COPY $sgpr0 | ||
%1:vgpr(s32) = COPY $vgpr0 | ||
%2:vgpr(s32) = COPY $vgpr2 | ||
%3:vgpr(s32) = G_CONSTANT i32 0 | ||
%4:vcc(s1) = G_ICMP intpred(eq), %2, %3 | ||
%5:vgpr(s32), %6:vcc(s1) = G_USUBE %0, %1, %4 | ||
%7:vgpr(s32) = G_CONSTANT i32 0 | ||
%8:vgpr(s32) = G_CONSTANT i32 1 | ||
%9:vgpr(s32) = G_SELECT %6, %7, %8 | ||
S_ENDPGM 0, implicit %5, implicit %9 | ||
... | ||
|
||
--- | ||
name: usube_s32_s1_vvs | ||
legalized: true | ||
regBankSelected: true | ||
|
||
body: | | ||
bb.0: | ||
liveins: $sgpr0, $vgpr0 | ||
; GFX10-LABEL: name: usube_s32_s1_vvs | ||
; GFX10: $vcc_hi = IMPLICIT_DEF | ||
; GFX10: [[COPY:%[0-9]+]]:vgpr_32 = COPY $vgpr0 | ||
; GFX10: [[COPY1:%[0-9]+]]:sreg_32 = COPY $sgpr0 | ||
; GFX10: [[COPY2:%[0-9]+]]:vgpr_32 = COPY $vgpr2 | ||
; GFX10: [[V_MOV_B32_e32_:%[0-9]+]]:vgpr_32 = V_MOV_B32_e32 0, implicit $exec | ||
; GFX10: [[V_CMP_EQ_U32_e64_:%[0-9]+]]:sreg_32_xm0_xexec = V_CMP_EQ_U32_e64 [[COPY2]], [[V_MOV_B32_e32_]], implicit $exec | ||
; GFX10: [[V_SUBB_U32_e64_:%[0-9]+]]:vgpr_32, [[V_SUBB_U32_e64_1:%[0-9]+]]:sreg_32_xm0_xexec = V_SUBB_U32_e64 [[COPY]], [[COPY1]], [[V_CMP_EQ_U32_e64_]], 0, implicit $exec | ||
; GFX10: [[V_MOV_B32_e32_1:%[0-9]+]]:vgpr_32 = V_MOV_B32_e32 0, implicit $exec | ||
; GFX10: [[V_MOV_B32_e32_2:%[0-9]+]]:vgpr_32 = V_MOV_B32_e32 1, implicit $exec | ||
; GFX10: [[V_CNDMASK_B32_e64_:%[0-9]+]]:vgpr_32 = V_CNDMASK_B32_e64 0, [[V_MOV_B32_e32_2]], 0, [[V_MOV_B32_e32_1]], [[V_SUBB_U32_e64_1]], implicit $exec | ||
; GFX10: S_ENDPGM 0, implicit [[V_SUBB_U32_e64_]], implicit [[V_CNDMASK_B32_e64_]] | ||
%0:vgpr(s32) = COPY $vgpr0 | ||
%1:sgpr(s32) = COPY $sgpr0 | ||
%2:vgpr(s32) = COPY $vgpr2 | ||
%3:vgpr(s32) = G_CONSTANT i32 0 | ||
%4:vcc(s1) = G_ICMP intpred(eq), %2, %3 | ||
%5:vgpr(s32), %6:vcc(s1) = G_USUBE %0, %1, %4 | ||
%7:vgpr(s32) = G_CONSTANT i32 0 | ||
%8:vgpr(s32) = G_CONSTANT i32 1 | ||
%9:vgpr(s32) = G_SELECT %6, %7, %8 | ||
S_ENDPGM 0, implicit %5, implicit %9 | ||
... |
Oops, something went wrong.