Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

[RISCV] Use add.uw for (or (and X, 0xFFFFFFFF), Y) if Y has zeroes in the lower 32 bits. #65402

Merged
merged 1 commit into from
Sep 6, 2023
Merged

[RISCV] Use add.uw for (or (and X, 0xFFFFFFFF), Y) if Y has zeroes in the lower 32 bits. #65402

merged 1 commit into from
Sep 6, 2023

Conversation

topperc
Copy link
Collaborator

@topperc topperc commented Sep 5, 2023

No description provided.

@topperc topperc requested a review from a team as a code owner September 5, 2023 19:28
yetingk
yetingk approved these changes Sep 6, 2023
View reviewed changes
Copy link
Contributor

@yetingk yetingk left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

LGTM.

@topperc topperc merged commit 2a7b8ab into llvm:main Sep 6, 2023
2 checks passed
@topperc topperc deleted the pr/adduw-or branch September 6, 2023 04:05
avillega pushed a commit to avillega/llvm-project that referenced this pull request Sep 11, 2023
@topperc @avillega
[RISCV] Use add.uw for (or (and X, 0xFFFFFFFF), Y) if Y has zeroes in…
3b3cc69 
… the lower 32 bits. (llvm#65402)
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Reviewers

@yetingk yetingk yetingk approved these changes

Assignees
No one assigned
Labels
backend:RISC-V
Projects
None yet
Milestone
No milestone
Development

Successfully merging this pull request may close these issues.

None yet
2 participants
@topperc @yetingk