Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

[RISCV] Remove -riscv-v-vector-bits-min=128 in tests where implied by V. NFC #65404

Merged
merged 2 commits into from
Sep 6, 2023

Conversation

lukel97
Copy link
Contributor

@lukel97 lukel97 commented Sep 5, 2023

V implies Zvl128b, but a lot of the fixed vector tests also redundantly specify -riscv-v-vector-bits-min=128. This patch removes them where there isn't another minimum vlen being tested for, and for cases where Zve* is being used Zvl128b was added to maintain the old test diff (and because an awkward vlen probably isn't interesting to test for).

… V. NFC

V implies Zvl128b, but a lot of the fixed vector tests also redundantly specify
-riscv-v-vector-bits-min=128. This patch removes them where there isn't another
minimum vlen being tested for, and for cases where Zve* is being used Zvl128b
was added to maintain the old test diff (and because an awkward vlen probably
isn't interesting to test for).
@topperc
Copy link
Collaborator

topperc commented Sep 5, 2023

Are there tests that use sizes other than 128 that can be replaced with Zvl*b? Fixed vector uses to be off by default and required this -riscv-v-vector-bits-min. That's no longer true.

Copy link
Collaborator

@topperc topperc left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

LGTM

@lukel97
Copy link
Contributor Author

lukel97 commented Sep 5, 2023

Are there tests that use sizes other than 128 that can be replaced with Zvl*b? Fixed vector uses to be off by default and required this -riscv-v-vector-bits-min. That's no longer true.

Yeah, I've updated this PR to swap those out

Copy link
Collaborator

@topperc topperc left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Still LGTM

@lukel97 lukel97 merged commit 74f985b into llvm:main Sep 6, 2023
2 checks passed
Guzhu-AMD pushed a commit to GPUOpen-Drivers/llvm-project that referenced this pull request Sep 7, 2023
Local branch amd-gfx f5c1367 Merged main:be12f26dc00c into amd-gfx:c3c19225c0f4
Remote branch main 74f985b [RISCV] Remove -riscv-v-vector-bits-min in tests. NFC (llvm#65404)
avillega pushed a commit to avillega/llvm-project that referenced this pull request Sep 11, 2023
V implies Zvl128b, but a lot of the fixed vector tests also redundantly
specify -riscv-v-vector-bits-min=128. This patch removes them where
there isn't another minimum vlen being tested for, and for cases where
Zve* is being used Zvl128b was added to maintain the old test diff (and
because an awkward vlen probably isn't interesting to test for). Other
places where -risc-v-vector-bits-min were being used were replaced with
Zvl.
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Projects
None yet
Development

Successfully merging this pull request may close these issues.

None yet

2 participants