Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

[AArch64][SVE2] Use rshrnb for masked stores #70026

Merged
merged 2 commits into from
Oct 26, 2023
Merged

[AArch64][SVE2] Use rshrnb for masked stores #70026

merged 2 commits into from
Oct 26, 2023

Commits on Oct 24, 2023

  1. [AArch64][SVE2] Use rshrnb for masked stores 

    This patch is a follow up on https://reviews.llvm.org/D155299.
This patch combines add+lsr to rshrnb when 'B' in:

  C = A + B
  D = C >> Shift

is equal to (1 << (Shift-1), and the bits in the top half
of each vector element are zeroed or ignored, such as in a
truncating masked store.
    @MDevereau
    MDevereau committed Oct 24, 2023
    Configuration menu
    Copy the full SHA
    512193b View commit details
    Browse the repository at this point in the history

Commits on Oct 25, 2023

  1. Add helper function for MVTs

    @MDevereau
    MDevereau committed Oct 25, 2023
    Configuration menu
    Copy the full SHA
    6daa917 View commit details
    Browse the repository at this point in the history