Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

[RISCV] Add register bank and instruction selection support for FP G_SELECT. #72726

Merged
merged 6 commits into from
Nov 27, 2023

Commits on Nov 27, 2023

  1. [RISCV] Add register bank and instruction selection support for G_SEL…

    …ECT.
    
    Try to pick the FP register bank based on surrounding use/defs. Code
    is basically copied from AArch64.
    
    Need legalizer changes to make this more useful. Right now we're stuck
    with only being able to FP typs the same size as XLen.
    topperc committed Nov 27, 2023
    Configuration menu
    Copy the full SHA
    0792f67 View commit details
    Browse the repository at this point in the history
  2. fixup! clang-format

    topperc committed Nov 27, 2023
    Configuration menu
    Copy the full SHA
    4704a36 View commit details
    Browse the repository at this point in the history
  3. Add f32 test for rv64.

    topperc committed Nov 27, 2023
    Configuration menu
    Copy the full SHA
    3b69d37 View commit details
    Browse the repository at this point in the history
  4. Configuration menu
    Copy the full SHA
    3353375 View commit details
    Browse the repository at this point in the history
  5. Configuration menu
    Copy the full SHA
    0d20ddf View commit details
    Browse the repository at this point in the history
  6. fixup! add more tests.

    topperc committed Nov 27, 2023
    Configuration menu
    Copy the full SHA
    fa54dde View commit details
    Browse the repository at this point in the history