You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
While perfomring simulation with DDR3 Xilinx Controller and DDR3 model the
"phy_init_done" signal from the controller is never asserted. Thus, causing
the simulation to hang forever
The text was updated successfully, but these errors were encountered:
Issue by lerwys
Sunday Nov 10, 2013 at 16:43 GMT
Originally opened as lerwys/bpm-sw-old-backup#28
While perfomring simulation with DDR3 Xilinx Controller and DDR3 model the
"phy_init_done" signal from the controller is never asserted. Thus, causing
the simulation to hang forever
The text was updated successfully, but these errors were encountered: