Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Fix constraints update IP cores #33

Merged
merged 4 commits into from
May 7, 2024
Merged

Conversation

augustofg
Copy link
Member

No description provided.

- clk_fast_spi is a TCl variable, so when using set_clock_groups it
  should be expanded with a '$';
- clk_fast_spi and clk_adcdac_ref are asynchronous between each other,
  remove the 'set_max_delay' commands between them;
- clk_fast_spi and rtmlamp_adc_octo_sck or rtmlamp_adc_quad_sck are
  asynchronous between each other, remove the 'set_max_delay' commands
  between them;
This should lead to a more efficient DSP inference, possibly fixing
some time closures problems.

Also register the inputs of dot_prod.
@augustofg augustofg changed the base branch from master to devel April 23, 2024 16:16
Update CommsCtrlFPGA and infra-cores submodules to include the updated
xci IP cores for Vivado 2022.2, add the ExtraTimingOpt flag to make
timing closure possible.
@guilhermerc
Copy link
Contributor

👍

@guilhermerc guilhermerc merged commit 755e43e into devel May 7, 2024
1 check passed
@guilhermerc guilhermerc deleted the fix-constraints-update-ips branch May 7, 2024 12:44
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

None yet

2 participants