

## Classic gaming porn: the Game Boy

---

Gabriel Duque



## Purpose of this project

- Explore how the Game Boy actually works
- Learn about emulation and low-level details
- Discover hardware
- Nostalgia

## Table of contents

- Quick history of the Game Boy
- Game Boy specifications
- CPU
- Graphics

## A quick history of the Game Boy

- First release: 1989 (until 2005)
- Code name: DMG-01
- About 118 M sales
- ~1500 Games

## Different types of Game Boy

Original series:

- Game Boy (DMG-01): 1989
- Game Boy Pocket (MGB-001): 1996
- Game Boy Light (MGB-101): 1998
- Game Boy Color (CGB-001): 1998

Arm CPU based Game Boy (backwards compatible) :


- Game Boy Advance (AGB-001): 2001
- Game Boy Advance SP (AGS-001): 2003
- Game Boy Advance SP (AGB-101): 2005

## Specifications

- CPU: 1Mhz - 8 bits
- RAM: 8KB
- VRAM: 8KB
- Resolution: 160 x 144
- 4 colors (shades of “gray”)
- 10 sprites per line

Probably the last used 8 bit system for video games.

## Interior






- CPU core
- Interrupt controller
- Timer
- Memory management unit
- Boot ROM
- Joypad input
- Serial data transfer (not implemented)
- Sound controller (not implemented)
- Pixel processing unit


- Sort of like an Intel 8080, but not really
- Sort of like an Zilog Z80, but not really

A f\*\*\*\*\* mess!





## The CPU: Sharp LR35902



# Registers

8 bit registers:

A	F
B	C
D	E
H	L

16 bit registers:

SP
PC

Flag register:

| Z | N | H | C | - | - | - | - |

# Instructions

	x0	x1	x2	x3	x4	x5	x6	x7	x8	x9	xA	xB	xC	xD	xE	xF
0x	NOP 1 4 ---	LD BC,d16 3 12 ---	LD (BC),A 1 8 ---	INC BC 1 8 Z 0 H -	INC B 1 4 Z 1 H -	DEC B 1 4 Z 0 H -	LD B,d8 2 8 0 0 0 C	RCLA 1 4 0 0 0 C	LD (a16),SP 3 20 0 0 0 C	LD HL,BC 1 8 - 0 H C	LD A,(BC) 1 8 - 0 H C	DEC BC 1 4 - 0 H C	INC C 1 4 Z 0 H -	DEC C 1 4 Z 1 H -	LD C,d8 2 8 0 0 0 C	RRCA 1 4 0 0 0 C
1x	STOP 0 Z 4 ---	LD DE,d16 3 12 ---	LD (DE),A 1 8 ---	INC DE 1 4 Z 0 H -	INC D 1 4 Z 1 H -	DEC D 1 4 Z 0 H -	LD D,d8 2 8 Z - 0 C	RLA 1 4 -	JR r8 2 12/8 Z - 0 C	ADD HL,DE 2 12 - 0 H C	LD A,(DE) 1 8 - 0 H C	DEC DE 1 4 -	INC E 1 4 Z 0 H -	DEC E 1 4 Z 1 H -	LD E,d8 2 8 0 0 0 C	RRA 1 4 0 0 0 C
2x	JR NZ,r8 2 12/8 ---	LD HL,d16 3 12 ---	LD (HL+),A 1 8 ---	INC HL 1 8 Z 0 H -	INC H 1 4 Z 1 H -	DEC H 1 4 Z 0 H -	LD H,d8 2 8 Z - 0 C	DAA 1 4 -	JR Z,r8 2 12/8 -	ADD HL,HL 2 12 - 0 H C	LD A,(HL+) 1 8 - 0 H C	DEC HL 1 4 -	INC L 1 4 Z 0 H -	DEC L 2 8 Z 1 H -	CPL 1 4 -	
3x	JR NC,r8 2 12/8 ---	LD SF,d16 3 12 ---	LD (HL),A 1 8 ---	INC SF 1 8 Z 0 H -	INC (HL) 1 12 Z 1 H -	DEC (HL) 1 12 Z 0 H -	LD (HL),d8 2 12 -	SCF 1 4 -	JR C,r8 2 12/8 -	ADD HL,SP 2 12 - 0 H C	LD A,(HL-) 1 8 - 0 H C	DEC SP 1 8 -	INC A 1 4 Z 0 H -	DEC A 2 8 Z 1 H -	LD A,d8 2 8 -	CCF 1 4 -
4x	LD B,B 1 4 ---	LD B,C 1 4 ---	LD B,D 1 4 ---	LD B,E 1 4 ---	LD B,H 1 4 ---	LD B,L 1 4 ---	LD B,A 1 4 ---	LD C,B 1 4 ---	LD C,C 1 4 ---	LD C,D 1 4 ---	LD C,E 1 4 ---	LD C,H 1 4 ---	LD C,L 1 4 ---	LD C,(HL) 1 4 -		
5x	LD D,B 1 4 ---	LD D,C 1 4 ---	LD D,D 1 4 ---	LD D,E 1 4 ---	LD D,H 1 4 ---	LD D,L 1 4 ---	LD D,(HL) 1 4 ---	LD D,A 1 4 ---	LD E,B 1 4 ---	LD E,C 1 4 ---	LD E,D 1 4 ---	LD E,E 1 4 ---	LD E,H 1 4 ---	LD E,(HL) 1 4 -		
6x	LD H,B 1 4 ---	LD H,C 1 4 ---	LD H,D 1 4 ---	LD H,E 1 4 ---	LD H,H 1 4 ---	LD H,L 1 4 ---	LD H,(HL) 1 4 ---	LD H,A 1 4 ---	LD L,B 1 4 ---	LD L,C 1 4 ---	LD L,D 1 4 ---	LD L,E 1 4 ---	LD L,H 1 4 ---	LD L,(HL) 1 4 -		
7x	LD (HL),B 1 8 ---	LD (HL),C 1 8 ---	LD (HL),D 1 8 ---	LD (HL),E 1 8 ---	LD (HL),H 1 8 ---	LD (HL),L 1 8 ---	HALT 1 4 -	LD (HL),A 1 8 -	LD A,B 1 4 -	LD A,C 1 4 -	LD A,D 1 4 -	LD A,E 1 4 -	LD A,H 1 4 -	LD A,L 1 4 -		
8x	ADD A,B 1 4 Z 0 H C ---	ADD A,C 1 4 Z 0 H C ---	ADD A,D 1 4 Z 0 H C ---	ADD A,E 1 4 Z 0 H C ---	ADD A,H 1 4 Z 0 H C ---	ADD A,L 1 4 Z 0 H C ---	ADD A,(HL) 1 8 Z 0 H C ---	ADD A,A 1 8 Z 0 H C ---	ADC A,B 1 4 Z 0 H C ---	ADC A,C 1 4 Z 0 H C ---	ADC A,D 1 4 Z 0 H C ---	ADC A,E 1 4 Z 0 H C ---	ADC A,H 1 4 Z 0 H C ---	ADC A,L 1 4 Z 0 H C ---	ADC A,(HL) 1 4 Z 0 H C -	
9x	SUB B 1 4 Z 1 H C ---	SUB C 1 4 Z 1 H C ---	SUB D 1 4 Z 1 H C ---	SUB E 1 4 Z 1 H C ---	SUB H 1 4 Z 1 H C ---	SUB L 1 4 Z 1 H C ---	SUB (HL) 1 8 Z 1 H C ---	SUB A 1 4 Z 1 H C ---	SBC A,B 1 4 Z 1 H C ---	SBC A,C 1 4 Z 1 H C ---	SBC A,D 1 4 Z 1 H C ---	SBC A,E 1 4 Z 1 H C ---	SBC A,H 1 4 Z 1 H C ---	SBC A,L 1 4 Z 1 H C ---	SBC A,(HL) 1 4 Z 1 H C -	
Ax	AND B 1 4 Z 0 1 0 ---	AND C 1 4 Z 0 1 0 ---	AND D 1 4 Z 0 1 0 ---	AND E 1 4 Z 0 1 0 ---	AND H 1 4 Z 0 1 0 ---	AND L 1 4 Z 0 1 0 ---	AND (HL) 1 8 Z 0 0 0 ---	AND A 1 4 Z 0 0 0 ---	XOR B 1 4 Z 0 0 0 ---	XOR C 1 4 Z 0 0 0 ---	XOR D 1 4 Z 0 0 0 ---	XOR E 1 4 Z 0 0 0 ---	XOR H 1 4 Z 0 0 0 ---	XOR L 1 4 Z 0 0 0 ---	XOR (HL) 1 4 Z 0 0 0 -	
Bx	OR B 1 4 Z 0 0 0 ---	OR C 1 4 Z 0 0 0 ---	OR D 1 4 Z 0 0 0 ---	OR E 1 4 Z 0 0 0 ---	OR H 1 4 Z 0 0 0 ---	OR L 1 4 Z 0 0 0 ---	OR (HL) 1 8 Z 0 0 0 ---	OR A 1 4 Z 0 0 0 ---	CP F B 1 4 Z 0 0 0 ---	CP F C 1 4 Z 0 0 0 ---	CP F D 1 4 Z 0 0 0 ---	CP F E 1 4 Z 0 0 0 ---	CP F H 1 4 Z 0 0 0 ---	CP F L 1 4 Z 0 0 0 ---	CP A 1 4 Z 0 0 0 -	
Cx	RET NZ 1 20/8 ---	POP BC 1 12 ---	JP NZ,a16 3 16/12 ---	JP a16 3 16 ---	CALL NZ,a16 3 24/12 ---	PUSH BC 1 16 Z 0 H C ---	ADD A,d8 2 8 Z 0 H C ---	RST 00H 1 16 Z 0 H C ---	RET Z 1 16 -	RET 1 16 -	JP Z,a16 3 16/12 -	PREFIX CB 1 4 -	CALL Z,a16 3 24/12 -	CALL a16 3 24 -	RST 08H 2 8 Z 0 H C -	
Dx	RET NC 1 20/8 ---	POP DE 1 12 ---	JP NC,a16 3 16/12 ---	CALL NC,a16 3 24/12 ---	PUSH DE 1 16 Z 1 H C ---	SUB d8 2 8 Z 1 H C ---	RST 10H 1 16 Z 1 H C ---	RET C 1 16 Z 1 H C ---	RET I 1 16 Z 1 H C ---	JP C,a16 3 16/12 -	CALL C,a16 3 24/12 -	CALL a16 3 24 -	SBC A,d8 2 8 Z 1 H C ---	RST 18H 1 16 Z 1 H C -		
Ey	LDB (a8),A 2 12 ---	POP HL 1 12 ---	LD (C),A 2 8 ---	DI 1 4 ---	PUSH AF 1 16 Z 0 0 0 ---	OR d8 1 16 Z 0 0 0 ---	RST 20H 2 8 Z 0 0 0 ---	ADD SP,r8 2 16 0 0 H C ---	JP (HL) 1 4 -	LD A,(a16) 3 16 -	EI 1 4 -	XOR d8 2 8 Z 0 0 0 ---	RST 28H 1 16 Z 0 0 0 -			
Fx	LDB A,(a8) 2 12 ---	POP AF 1 12 ---	LD A,(C) 2 8 ---	DI 1 4 ---	PUSH AF 1 16 Z 0 0 0 ---	OR d8 1 16 Z 0 0 0 ---	RST 30H 2 8 Z 0 0 0 ---	LD HL,SP+r8 2 12 0 0 H C ---	LD SP,HL 1 8 -	LD A,(a16) 3 16 -	EI 1 4 -	CP d8 2 8 Z 1 H C ---	RST 38H 1 16 Z 1 H C -			

# CB-prefix

	x0	x1	x2	x3	x4	x5	x6	x7	x8	x9	xA	xB	xC	xD	xE	xF	
0x	RLC B 2 8 Z 0 0 C	RLC C 2 8 Z 0 0 C	RLC D 2 8 Z 0 0 C	RLC E 2 8 Z 0 0 C	RLC F (HL) 2 8 Z 0 0 C	RLC G (HL) 2 8 Z 0 0 C	RLC H (HL) 2 8 Z 0 0 C	RLC I (HL) 2 8 Z 0 0 C	RLC J (HL) 2 8 Z 0 0 C	RLC K (HL) 2 8 Z 0 0 C	RLC L (HL) 2 8 Z 0 0 C	RRC A 2 8 Z 0 0 C	RRC B 2 8 Z 0 0 C	RRC C 2 8 Z 0 0 C	RRC D 2 8 Z 0 0 C	RRC E 2 8 Z 0 0 C	RRC F (HL) 2 8 Z 0 0 C
1x	RL B 2 8 Z 0 0 C	RL C 2 8 Z 0 0 C	RL D 2 8 Z 0 0 C	RL E 2 8 Z 0 0 C	RL F (HL) 2 8 Z 0 0 C	RL G (HL) 2 8 Z 0 0 C	RL H (HL) 2 8 Z 0 0 C	RL I (HL) 2 8 Z 0 0 C	RL J (HL) 2 8 Z 0 0 C	RL K (HL) 2 8 Z 0 0 C	RL L (HL) 2 8 Z 0 0 C	RR B 2 8 Z 0 0 C	RR C 2 8 Z 0 0 C	RR D 2 8 Z 0 0 C	RR E 2 8 Z 0 0 C	RR F (HL) 2 8 Z 0 0 C	RR A 2 16 Z 0 0 C
2x	SLA B 2 8 Z 0 0 C	SLA C 2 8 Z 0 0 C	SLA D 2 8 Z 0 0 C	SLA E 2 8 Z 0 0 C	SLA F (HL) 2 8 Z 0 0 C	SLA G (HL) 2 8 Z 0 0 C	SLA H 2 8 Z 0 0 C	SLA I (HL) 2 8 Z 0 0 C	SLA J (HL) 2 8 Z 0 0 C	SLA K (HL) 2 8 Z 0 0 C	SLA L (HL) 2 8 Z 0 0 C	SRA B 2 8 Z 0 0 C	SRA C 2 8 Z 0 0 C	SRA D 2 8 Z 0 0 C	SRA E 2 8 Z 0 0 C	SRA F (HL) 2 8 Z 0 0 C	SRA A 2 8 Z 0 0 C
3x	SWAP B 2 8 Z 0 0 0	SWAP C 2 8 Z 0 0 0	SWAP D 2 8 Z 0 0 0	SWAP E 2 8 Z 0 0 0	SWAP F (HL) 2 8 Z 0 0 0	SWAP G (HL) 2 8 Z 0 0 0	SWAP H 2 8 Z 0 0 0	SWAP I (HL) 2 8 Z 0 0 0	SWAP J (HL) 2 8 Z 0 0 0	SWAP K (HL) 2 8 Z 0 0 0	SWAP L (HL) 2 8 Z 0 0 0	SNAP A 2 8 Z 0 0 0	SNAP B 2 8 Z 0 0 0	SNAP C 2 8 Z 0 0 0	SNAP D 2 8 Z 0 0 0	SNAP E (HL) 2 8 Z 0 0 0	SNAP A 2 8 Z 0 0 0
4x	BIT 0,B 2 8 Z 0 1 -	BIT 0,C 2 8 Z 0 1 -	BIT 0,D 2 8 Z 0 1 -	BIT 0,E 2 8 Z 0 1 -	BIT 0,F (HL) 2 8 Z 0 1 -	BIT 0,G (HL) 2 8 Z 0 1 -	BIT 0,H 2 8 Z 0 1 -	BIT 0,I (HL) 2 8 Z 0 1 -	BIT 0,J (HL) 2 8 Z 0 1 -	BIT 0,K (HL) 2 8 Z 0 1 -	BIT 1,B 2 8 Z 0 1 -	BIT 1,C 2 8 Z 0 1 -	BIT 1,D 2 8 Z 0 1 -	BIT 1,E 2 8 Z 0 1 -	BIT 1,F (HL) 2 8 Z 0 1 -	BIT 1,A 2 8 Z 0 1 -	
5x	BIT 2,B 2 8 Z 0 1 -	BIT 2,C 2 8 Z 0 1 -	BIT 2,D 2 8 Z 0 1 -	BIT 2,E 2 8 Z 0 1 -	BIT 2,F (HL) 2 8 Z 0 1 -	BIT 2,G (HL) 2 8 Z 0 1 -	BIT 2,H 2 8 Z 0 1 -	BIT 2,I (HL) 2 8 Z 0 1 -	BIT 2,J (HL) 2 8 Z 0 1 -	BIT 2,K (HL) 2 8 Z 0 1 -	BIT 3,B 2 8 Z 0 1 -	BIT 3,C 2 8 Z 0 1 -	BIT 3,D 2 8 Z 0 1 -	BIT 3,E 2 8 Z 0 1 -	BIT 3,F (HL) 2 8 Z 0 1 -	BIT 3,A 2 8 Z 0 1 -	
6x	BIT 4,B 2 8 Z 0 1 -	BIT 4,C 2 8 Z 0 1 -	BIT 4,D 2 8 Z 0 1 -	BIT 4,E 2 8 Z 0 1 -	BIT 4,F (HL) 2 8 Z 0 1 -	BIT 4,G (HL) 2 8 Z 0 1 -	BIT 4,H 2 8 Z 0 1 -	BIT 4,I (HL) 2 8 Z 0 1 -	BIT 4,J (HL) 2 8 Z 0 1 -	BIT 4,K (HL) 2 8 Z 0 1 -	BIT 5,B 2 8 Z 0 1 -	BIT 5,C 2 8 Z 0 1 -	BIT 5,D 2 8 Z 0 1 -	BIT 5,E 2 8 Z 0 1 -	BIT 5,F (HL) 2 8 Z 0 1 -	BIT 5,A 2 8 Z 0 1 -	
7x	BIT 6,B 2 8 Z 0 1 -	BIT 6,C 2 8 Z 0 1 -	BIT 6,D 2 8 Z 0 1 -	BIT 6,E 2 8 Z 0 1 -	BIT 6,F (HL) 2 8 Z 0 1 -	BIT 6,G (HL) 2 8 Z 0 1 -	BIT 6,H 2 8 Z 0 1 -	BIT 6,I (HL) 2 8 Z 0 1 -	BIT 6,J (HL) 2 8 Z 0 1 -	BIT 6,K (HL) 2 8 Z 0 1 -	BIT 7,B 2 8 Z 0 1 -	BIT 7,C 2 8 Z 0 1 -	BIT 7,D 2 8 Z 0 1 -	BIT 7,E 2 8 Z 0 1 -	BIT 7,F (HL) 2 8 Z 0 1 -	BIT 7,A 2 8 Z 0 1 -	
8x	RES 0,B 2 8 ---	RES 0,C 2 8 ---	RES 0,D 2 8 ---	RES 0,E 2 8 ---	RES 0,F (HL) 2 8 ---	RES 0,G (HL) 2 8 ---	RES 0,H 2 8 ---	RES 0,I (HL) 2 8 ---	RES 0,J (HL) 2 8 ---	RES 0,K (HL) 2 8 ---	RES 1,B 2 8 ---	RES 1,C 2 8 ---	RES 1,D 2 8 ---	RES 1,E 2 8 ---	RES 1,F (HL) 2 8 ---	RES 1,A 2 8 ---	
9x	RES 2,B 2 8 ---	RES 2,C 2 8 ---	RES 2,D 2 8 ---	RES 2,E 2 8 ---	RES 2,F (HL) 2 8 ---	RES 2,G (HL) 2 8 ---	RES 2,H 2 8 ---	RES 2,I (HL) 2 8 ---	RES 2,J (HL) 2 8 ---	RES 2,K (HL) 2 8 ---	RES 3,B 2 8 ---	RES 3,C 2 8 ---	RES 3,D 2 8 ---	RES 3,E 2 8 ---	RES 3,F (HL) 2 8 ---	RES 3,A 2 8 ---	
Ax	RES 4,B 2 8 ---	RES 4,C 2 8 ---	RES 4,D 2 8 ---	RES 4,E 2 8 ---	RES 4,F (HL) 2 8 ---	RES 4,G (HL) 2 8 ---	RES 4,H 2 8 ---	RES 4,I (HL) 2 8 ---	RES 4,J (HL) 2 8 ---	RES 4,K (HL) 2 8 ---	RES 5,B 2 8 ---	RES 5,C 2 8 ---	RES 5,D 2 8 ---	RES 5,E 2 8 ---	RES 5,F (HL) 2 8 ---	RES 5,A 2 8 ---	
Bx	RES 6,B 2 8 ---	RES 6,C 2 8 ---	RES 6,D 2 8 ---	RES 6,E 2 8 ---	RES 6,F (HL) 2 8 ---	RES 6,G (HL) 2 8 ---	RES 6,H 2 8 ---	RES 6,I (HL) 2 8 ---	RES 6,J (HL) 2 8 ---	RES 6,K (HL) 2 8 ---	RES 7,B 2 8 ---	RES 7,C 2 8 ---	RES 7,D 2 8 ---	RES 7,E 2 8 ---	RES 7,F (HL) 2 8 ---	RES 7,A 2 8 ---	
Cx	SET 0,B 2 8 ---	SET 0,C 2 8 ---	SET 0,D 2 8 ---	SET 0,E 2 8 ---	SET 0,F (HL) 2 8 ---	SET 0,G (HL) 2 8 ---	SET 0,H 2 8 ---	SET 0,I (HL) 2 8 ---	SET 0,J (HL) 2 8 ---	SET 0,K (HL) 2 8 ---	SET 1,B 2 8 ---	SET 1,C 2 8 ---	SET 1,D 2 8 ---	SET 1,E 2 8 ---	SET 1,F (HL) 2 8 ---	SET 1,A 2 8 ---	
Dx	SET 2,B 2 8 ---	SET 2,C 2 8 ---	SET 2,D 2 8 ---	SET 2,E 2 8 ---	SET 2,F (HL) 2 8 ---	SET 2,G (HL) 2 8 ---	SET 2,H 2 8 ---	SET 2,I (HL) 2 8 ---	SET 2,J (HL) 2 8 ---	SET 2,K (HL) 2 8 ---	SET 3,B 2 8 ---	SET 3,C 2 8 ---	SET 3,D 2 8 ---	SET 3,E 2 8 ---	SET 3,F (HL) 2 8 ---	SET 3,A 2 8 ---	
Ex	SET 4,B 2 8 ---	SET 4,C 2 8 ---	SET 4,D 2 8 ---	SET 4,E 2 8 ---	SET 4,F (HL) 2 8 ---	SET 4,G (HL) 2 8 ---	SET 4,H 2 8 ---	SET 4,I (HL) 2 8 ---	SET 4,J (HL) 2 8 ---	SET 4,K (HL) 2 8 ---	SET 5,B 2 8 ---	SET 5,C 2 8 ---	SET 5,D 2 8 ---	SET 5,E 2 8 ---	SET 5,F (HL) 2 8 ---	SET 5,A 2 8 ---	
Fx	SET 6,B 2 8 ---	SET 6,C 2 8 ---	SET 6,D 2 8 ---	SET 6,E 2 8 ---	SET 6,F (HL) 2 8 ---	SET 6,G (HL) 2 8 ---	SET 6,H 2 8 ---	SET 6,I (HL) 2 8 ---	SET 6,J (HL) 2 8 ---	SET 6,K (HL) 2 8 ---	SET 7,B 2 8 ---	SET 7,C 2 8 ---	SET 7,D 2 8 ---	SET 7,E 2 8 ---	SET 7,F (HL) 2 8 ---	SET 7,A 2 8 ---	

- Jumps to fixed location in RAM
- You jump there by using special instructions

---

CPU	4 MHz
RAM	1 MHz
PPU	4 MHz
VRAM	2 MHz

---

1 machine cycle @ 1MHz

# The bootup sequence

Boot ROM

Init RAM

Init Sound

addr\_0027:

```
ld a,(de)
call $0095
call $0096
inc de
ld a,e
cp $34
jr nz, addr_0027
ld de,$00d8
ld b,$08
```

addr\_0039:

```
ld a,(de)
inc de
ld (hl),a
dec b
jr nz, addr_0039
ld a,$19
ld ($9910),a
ld hl,$992f
addr_0048:
ld c,$0c
addr_004a:
dec a
jr nz, addr_0055
ld (hl),a
dec c
jr nz, addr_004a
ld l,$0f
jr addr_0048
```

Set up Logo

addr\_0055:
ld h,a
ld a,\$64
ld d,a
ld (\$ff00+\$42),a
ld a,\$91
ld (\$ff00+\$40),a
inc b
addr\_0060:
ld e,\$02
addr\_0062:
ld c,\$0c
addr\_0064:

```
ld a,$00
ld e,$04
jr nz, addr_0064
dec c
jr nz, addr_0064
dec e
jr nz, addr_0062
ld c,$13
inc h
ld a,h
ld e,$03
cp $62
jr z, addr_0080
ld e,$01
cp $64
jr nz, addr_0086
addr_0080:
ld a,e
ld ($ff00+$42),a
addr_0086:
ld a,$ff00+$42
sub b
ld ($ff00+$42),a
dec d
```

Play Sound

addr\_0086:
ld a,\$ff00+\$42
sub b
ld (\$ff00+\$42),a
dec d
jr nz, addr\_00e0
ld d,\$20
jr addr\_0060

Scroll logo

addr\_0098:
ld c,a
ld b,\$04
push bc
rl c
rla
pop bc
addr\_00a8:
ld a,(hl),a
inc hl
ld (hl),a
inc hl
ret

```
.db $ce,$ed,$66,$66,$cc,$0d,$00,$0b
.db $03,$73,$00,$03,$00,$0c,$00,$0d
.db $01,$08,$11,$1f,$00,$0b,$00,$0e
.db $d0,$00,$00,$00,$00,$00,$00,$00
.db $bb,$0b,$0d,$0d,$0e,$0d,$0d,$0c
.db $dd,$dc,$99,$9f,$bb,$b9,$33,$3e
addr_00d8:
.db $3c,$42,$b9,$a3,$b9,$a5,$42,$3c
addr_00e0:
ld hl,$0104
ld de,$00a8
addr_00e1:
ld a,(de)
inc de
jr nz,re
inc hl
ld a,l
cp $34
jr nz, addr_00e6
ld b,$19
ld a,b
```

addr\_00e6:
ld hl,\$0104
dec b
jr nz,re
add l,(hl)
jr nz,\$fe
ld a,\$01
ld l,\$00

addr\_00e0:
ld hl,\$0104
dec b
jr nz,re
add l,(hl)
jr nz,\$fe
ld a,\$01
ld l,\$00

Decode logo

Logo data

Compare logo

Checksum header

Turn off ROM



ROM Header		
<b>0100 - 0103</b>	Entry Point	nop, jp \$0150
<b>0104 - 0133</b>	Nintendo Logo	\$CE, \$ED, \$66, \$66, \$CC, ...
<b>0134 - 0143</b>	Title	“SUPER MARIO LAND”
<b>013F - 0142</b>	Manufacturer Code	\$00
<b>0143</b>	CGB Flag	\$00
<b>0144 - 0145</b>	New Licensee Code	\$00, \$00
<b>0146</b>	SGB Flag	\$00
<b>0147</b>	Cartridge Type	\$01
<b>0148</b>	ROM Size	\$01
<b>0149</b>	RAM Size	\$00
<b>014A</b>	Destination Code	\$00
<b>014B</b>	Old Licensee Code	\$01
<b>014C</b>	Mask ROM Version number	\$00
<b>014D</b>	Header Checksum	\$9E
<b>014E - 014F</b>	Global Checksum	\$41, \$6B

## Memory map




0KB

64KB


## Memory map



## Memory map



## Memory map



0KB

64KB


## Memory map



## Memory map




## Memory map



0KB

64KB

## Memory map



0KB


64KB

**ROM**

**ROM  
Bank 0**

**ROM  
Bank 1**

## Memory map



0KB

64KB


## Pixel processing unit

- 160x144 pixels
- 4 shades of “gray”
- 8x8 tiles
- 20x18 tiles
- 40 sprites (10 per line)
- 8 KB VRAM


3 grounds in graphics:

- Background
- Window
- Sprites (Nintendo calls them objects)


## Pixel processing unit




## Pixel processing unit



## Pixel processing unit




## Pixel processing unit




## Pixel processing unit



## Pixel processing unit




## Pixel processing unit



## Pixel processing unit


Actually the background is just a view of a bigger surface which is 32x32 tiles.



## Pixel processing unit



## Pixel processing unit




## Pixel processing unit




OAM Entry	
<b>Position X</b>	0x4D
<b>Position Y</b>	0x78
<b>Tile Number</b>	0x__
<b>Priority</b>	—
<b>Flip X</b>	<input type="checkbox"/>
<b>Flip Y</b>	<input type="checkbox"/>
<b>Palette</b>	—


## Pixel processing unit




## Pixel processing unit



## Pixel processing unit



## Pixel processing unit



It's meme time



Just for the lulz



Just for the lulz



Just for the lulz



## Source code

If you want to check the code out:

<https://git.zuh0.com/boi>

You can send patches by mail!

It is **commented**.

Resources:

<https://github.com/gbdev/awesome-gbdev>

<http://marc.rawer.de/Gameboy/Docs/GBCPUMan.pdf>

<https://gbdev.gg8.se/files/roms/blargg-gb-tests/>