

Early PC  
Architecture

Rémi  
Audebert

Introduction

History

The 80386SX  
interface to  
the system

Subsystems

Industry  
Standard  
Architecture  
Bus

Conclusion

# Early PC Architecture

Rémi Audebert

2015-07-18

## Early PC Architecture

Rémi  
Audebert

### Introduction

### History

The 80386SX  
interface to  
the system

### Subsystems

Industry  
Standard  
Architecture  
Bus

### Conclusion

# Introduction

Early PC  
Architecture

Rémi  
Audebert

Introduction

History

The 80386SX  
interface to  
the system

Subsystems

Industry  
Standard  
Architecture  
Bus

Conclusion

## How does a PC work?

# General ideas about how a PC works.

Early PC Architecture

Rémi Audebert

Introduction

History

The 80386SX interface to the system

Subsystems

Industry Standard Architecture Bus

Conclusion

- The CPU fetches instructions from memory and executes them.
- The CPU starts fetching instructions at static address.
- Devices can be memory-mapped, I/O mapped or both, depending on the CPU architecture.

These assumptions are **true**, but they **hide** complexity.

Investigating and testing is near impossible:

- Current motherboards are black boxes.
- SoC and SoM are incredibly integrated and not publicly documented.

# What's required for full understanding?

Early PC  
Architecture

Rémi  
Audebert

Introduction

History

The 80386SX  
interface to  
the system

Subsystems

Industry  
Standard  
Architecture  
Bus

Conclusion

In general:

- Go for an analytic approach
- Understanding the role of each component in the system.
- Understand how they are connected and how they interact.

Our approach:

- Take a computer system and understand each of its components down to the signal level.
- Because doing this on a “modern” system would be too complex, restrain us to an understandable computer system: the IBM PC/AT.

# This talk

Early PC  
Architecture

Rémi  
Audebert

Introduction

History

The 80386SX  
interface to  
the system

Subsystems

Industry  
Standard  
Architecture  
Bus

Conclusion

- 1 IBM PC, IBM PC/XT, IBM PC/AT and compatibles
- 2 CPU interface's to the rest of the components
- 3 On-board peripherals and subsystems
- 4 The ISA bus, and fun experiments
- 5 Conclusion and references

Early PC  
Architecture

Rémi  
Audebert

Introduction

History

The 80386SX  
interface to  
the system

Subsystems

Industry  
Standard  
Architecture  
Bus

Conclusion

# History

# IBM PC (IBM 5150) - 1981

Early PC  
Architecture

Rémi  
Audebert

Introduction

History

The 80386SX  
interface to  
the system

Subsystems

Industry  
Standard  
Architecture  
Bus

Conclusion



## IBM PC Motherboard

## Early PC Architecture


Rémi  
Audebert

## History

## The 80386SX interface to the system

## Subsystems

## Conclusion



# IBM PC/XT (IBM 5160) - 1983

Early PC  
Architecture

Rémi  
Audebert

Introduction


History

The 80386SX  
interface to  
the system

Subsystems

Industry  
Standard  
Architecture  
Bus

Conclusion



# IBM PC/AT (IBM 5170) - 1984

Early PC  
Architecture

Rémi  
Audebert

Introduction


History

The 80386SX  
interface to  
the system

Subsystems

Industry  
Standard  
Architecture  
Bus

Conclusion



# IBM PC Hardware and Technical references

Early PC  
Architecture

Rémi  
Audebert

Introduction


History

The 80386SX  
interface to  
the system

Subsystems

Industry  
Standard  
Architecture  
Bus

Conclusion



# IBM PC/AT Block Diagram

Early PC Architecture

Rémi Audebert

Introduction


History

The 80386SX interface to the system

Subsystems

Industry Standard Architecture Bus

Conclusion



# LEO-PC Motherboard - 1990

Early PC Architecture

Rémi Audebert

Introduction


History

The 80386SX interface to the system

Subsystems

Industry Standard Architecture Bus

Conclusion



Early PC  
ArchitectureRémi  
Audebert

Introduction

History

The 80386SX  
interface to  
the system

Subsystems

Industry  
Standard  
Architecture  
Bus

Conclusion

**PC MAGAZINE**

## F A C T   F I L E

**Leo 386/16**  
Computer Systems Corp.  
229 West Grand Ave.  
Bensenville, IL 60106  
(312) 595-2950  
(800) 284-7746

**List Price:** With 2MB RAM, 1.2MB 5½-inch floppy disk drive, \$2,499; with 80MB hard disk, monochrome monitor, DOS 3.3, \$3,565; with VGA monitor, \$4,125; with 40MB hard disk, \$3,825. 150MB hard disk, \$1,999; 60MB tape backup, \$815.

**In Short:** The Leo 386/16 zero-wait-state tower system showed some promise in benchmark testing, but technical shortcomings and design quirks held it back from real competition with the rest of the pack.

CIRCLE 405 ON READER SERVICE CARD



The Leo 386/16, from Computer Systems Corp., is an affordably priced, zero-wait-state tower system. The use of mostly standard components in a sturdy case is commendable, but the front-panel turbo and reset buttons look alike and are dangerously close to each other.

# LEO-PC Block Diagram

Early PC Architecture

Rémi Audebert

Introduction


History

The 80386SX interface to the system

Subsystems

Industry Standard Architecture Bus

Conclusion



Early PC  
Architecture

Rémi  
Audebert

Introduction

History

The 80386SX  
interface to  
the system

Subsystems

Industry  
Standard  
Architecture  
Bus

Conclusion

## The 80386SX interface to the system

# The 80386SX

Early PC Architecture

Rémi Audebert

Introduction

History

The 80386SX interface to the system

Subsystems

Industry Standard Architecture Bus

Conclusion



# Buses

Early PC  
Architecture

Rémi  
Audebert

Introduction

History


The 80386SX  
interface to  
the system

Subsystems

Industry  
Standard  
Architecture  
Bus

Conclusion

*A bus is a list of signals coming in or out of the processor.*



Early PC  
Architecture

Rémi  
Audebert

Introduction


History

The 80386SX  
interface to  
the system

Subsystems

Industry  
Standard  
Architecture  
Bus

Conclusion



# 80386SX: Address Bus

Early PC  
Architecture

Rémi  
Audebert

Introduction


History

The 80386SX  
interface to  
the system

Subsystems

Industry  
Standard  
Architecture  
Bus

Conclusion



# 80386SX: Address Spaces

Early PC  
Architecture

Rémi  
Audebert

Introduction


History

The 80386SX  
interface to  
the system

Subsystems

Industry  
Standard  
Architecture  
Bus

Conclusion



# Address Decoders

Early PC Architecture

Rémi Audebert

Introduction


History

The 80386SX interface to the system

Subsystems

Industry Standard Architecture Bus

Conclusion



# Address Decoders: Read to Video RAM

Early PC Architecture

Rémi Audebert

Introduction


History

The 80386SX interface to the system

Subsystems

Industry Standard Architecture Bus

Conclusion



# Address Decoders: Read to Video RAM

Early PC Architecture

Rémi Audebert

Introduction


History

The 80386SX interface to the system

Subsystems

Industry Standard Architecture Bus

Conclusion



# 80386SX: Interface Rules

Early PC  
Architecture

Rémi  
Audebert

Introduction

History

The 80386SX  
interface to  
the system

Subsystems

Industry  
Standard  
Architecture  
Bus

Conclusion

- 1 Every memory and I/O storage location contains one byte of information, no more, no less.
- 2 Every memory and I/O address is considered to be either an even address or an odd address.
- 3 When the 80386SX reads from or writes to an even address, the data is transferred over the lower data path: D[7:0]. When reading or writing to an odd address, the data is transferred over the upper data path: D[15:8].

# 80386SX: Interface diagram

Early PC  
Architecture

Rémi  
Audebert


Introduction  
History

The 80386SX  
interface to  
the system

Subsystems

Industry  
Standard  
Architecture  
Bus

Conclusion



# Address Latch

Early PC Architecture

Rémi Audebert

Introduction


History

The 80386SX interface to the system

Subsystems

Industry Standard Architecture Bus

Conclusion



# Data bus transceivers

Early PC Architecture

Rémi Audebert

Introduction


History

The 80386SX interface to the system

Subsystems

Industry Standard Architecture Bus

Conclusion



# Data bus steering

Early PC Architecture

Rémi Audebert

Introduction


History


The 80386SX interface to the system


Subsystems


Industry Standard Architecture Bus

Conclusion









Early PC Architecture

Rémi Audebert

Introduction


History

The 80386SX interface to the system

Subsystems

Industry Standard Architecture Bus

Conclusion



mov [0x1993], al (1/4)

Early PC Architecture

Rémi Audebert

Introduction


History

The 80386SX interface to the system

Subsystems

Industry Standard Architecture Bus

Conclusion



mov [0x1993], al (2/4)

Early PC  
Architecture

Rémi  
Audebert

Introduction


History

The 80386SX  
interface to  
the system

Subsystems

Industry  
Standard  
Architecture  
Bus

Conclusion



mov [0x1993], al (3/4)

Early PC Architecture

Rémi Audebert

Introduction


History

The 80386SX interface to the system

Subsystems

Industry Standard Architecture Bus

Conclusion



mov [0x1993], al (4/4)

Early PC  
Architecture

Rémi  
Audebert

Introduction


History

The 80386SX  
interface to  
the system

Subsystems

Industry  
Standard  
Architecture  
Bus

Conclusion



mov dx, 0x3f8; in ax, dx

Early PC  
Architecture

Rémi  
Audebert

Introduction


History

The 80386SX  
interface to  
the system

Subsystems

Industry  
Standard  
Architecture  
Bus

Conclusion



mov dx, 0x3f8; in ax, dx

Early PC Architecture

Rémi Audebert

Introduction


History

The 80386SX interface to the system

Subsystems

Industry Standard Architecture Bus

Conclusion



mov dx, 0x3f8; in ax, dx

Early PC  
Architecture

Rémi  
Audebert

Introduction


History

The 80386SX  
interface to  
the system

Subsystems

Industry  
Standard  
Architecture  
Bus

Conclusion



mov dx, 0x3f8; in ax, dx

Early PC  
Architecture

Rémi  
Audebert

Introduction


History

The 80386SX  
interface to  
the system

Subsystems

Industry  
Standard  
Architecture  
Bus

Conclusion



mov dx, 0x3f8; in ax, dx

Early PC  
Architecture

Rémi  
Audebert

Introduction


History

The 80386SX  
interface to  
the system

Subsystems

Industry  
Standard  
Architecture  
Bus

Conclusion



# Wait states

Early PC  
Architecture

Rémi  
Audebert

Introduction


History

The 80386SX  
interface to  
the system

Subsystems

Industry  
Standard  
Architecture  
Bus

Conclusion



# Bus cycles and access time

Early PC  
Architecture

Rémi  
Audebert


Introduction  
History

The 80386SX  
interface to  
the system

Subsystems

Industry  
Standard  
Architecture  
Bus

Conclusion



# 0-Wait State with Pipelining

Early PC Architecture

Rémi Audebert

Introduction


History

The 80386SX interface to the system

Subsystems

Industry Standard Architecture Bus

Conclusion



Early PC  
Architecture

Rémi  
Audebert

Introduction

History

The 80386SX  
interface to  
the system

Subsystems

Industry  
Standard  
Architecture  
Bus

Conclusion

# Subsystems

Early PC  
Architecture

Rémi  
Audebert

Introduction  
History

The 80386SX  
interface to  
the system

Subsystems

Industry  
Standard  
Architecture  
Bus

Conclusion

IBM PC, PC/XT and PC/AT systems have defined de-facto standards for:

- Memory mappings
- I/O ports functionality
- Interrupts mapping
- Peripherals behaviors
- BIOS APIs

# The BIOS: Basic Input/Output System

Early PC Architecture

Rémi Audebert

Introduction

History

The 80386SX interface to the system

Subsystems

Industry Standard Architecture Bus

Conclusion



# The “Turbo” button

Early PC  
Architecture

Rémi  
Audebert

Introduction


History

The 80386SX  
interface to  
the system

Subsystems

Industry  
Standard  
Architecture  
Bus

Conclusion



Early PC  
Architecture

Rémi  
Audebert

Introduction  
History

The 80386SX  
interface to  
the system

Subsystems

Industry  
Standard  
Architecture  
Bus

Conclusion

## From Intel:

*The 8042 is a general-purpose Universal Peripheral Interface that allows designers to grow their own customized solutions for peripheral device control.*

In the IBM PC, its main purpose is Keyboard Control, but it also has other uses...

# i8042: Keyboard interface

Early PC  
Architecture

Rémi  
Audebert

Introduction


History

The 80386SX  
interface to  
the system

Subsystems

Industry  
Standard  
Architecture  
Bus

Conclusion



# i8042: CPU Reset

Early PC Architecture

Rémi Audebert

Introduction


History

The 80386SX interface to the system

Subsystems

Industry Standard Architecture Bus

Conclusion



## i8042: Speaker control

Early PC  
Architecture

Rémi  
Audebert


Introduction  
History

The 80386SX  
interface to  
the system

Subsystems

Industry  
Standard  
Architecture  
Bus

Conclusion



Early PC  
Architecture

Rémi  
Audebert

Introduction


History

The 80386SX  
interface to  
the system


Subsystems

Industry  
Standard  
Architecture  
Bus

Conclusion



The output frequency of timer 2 is application specific — it can be programmed to make happy or sad sounds, depending on the occasion.



Early PC  
Architecture

Rémi  
Audebert

Introduction


History

The 80386SX  
interface to  
the system

Subsystems

Industry  
Standard  
Architecture  
Bus

Conclusion



# Segment Wraparound

Early PC  
Architecture

Rémi  
Audebert

Introduction


History

The 80386SX  
interface to  
the system

Subsystems

Industry  
Standard  
Architecture  
Bus

Conclusion



# Real Mode Segmentation: A20 Masked

Early PC  
Architecture

Rémi  
Audebert

Introduction

History

The 80386SX  
interface to  
the system

Subsystems

Industry  
Standard  
Architecture  
Bus

Conclusion

Segmentation trick: overflow to get low addresses from high segment.

```
; Setup Data Segment
mov ax, 0xFFFF      ; ax <- FFFFh
mov ds, ax          ; set data segment to FFFFh
; Read byte from memory address:
mov al, [0x0020]   ; DS << 4  ->      FFFF0h
                    ; + offset    ->      + 00010h
                    ; -----      -----
; effective addr = 000010h
```

# Extended Memory

Early PC  
Architecture

Rémi  
Audebert

Introduction


History

The 80386SX  
interface to  
the system

Subsystems

Industry  
Standard  
Architecture  
Bus

Conclusion



Early PC  
Architecture

Rémi  
Audebert

Introduction

History

The 80386SX  
interface to  
the system

Subsystems

Industry  
Standard  
Architecture  
Bus

Conclusion

Segmentation trick: overflow to get higher addresses than normal.

```
; Setup Data Segment
mov ax, 0xFFFF      ; ax <- FFFFh
mov ds, ax          ; set data segment to FFFFh
; Read byte from memory address:
mov al, [0xFFFF]    ; DS << 4  -> FFFF0h
                    ; + offset   -> + 0FFFFh
                    ; ----- 
                    ;           = 10FFEFh
```

# Other subsystems

Early PC  
Architecture

Rémi  
Audebert

Introduction

History

The 80386SX  
interface to  
the system

Subsystems

Industry  
Standard  
Architecture  
Bus

Conclusion

- Intel 8237: DMA Controllers
- Intel 8259: PIC
- Intel 8254: PIT
- RAM controllers

## i8042: other features

- System Password Management
- Mouse controller
- RAM
- Display type (monochrome/color)
- ...

Early PC  
Architecture

Rémi  
Audebert

Introduction

History

The 80386SX  
interface to  
the system

Subsystems

Industry  
Standard  
Architecture  
Bus

Conclusion

# Industry Standard Architecture Bus

# ISA: internal, parallel, clocked at 8MHz

Early PC Architecture

Rémi Audebert

Introduction


History

The 80386SX interface to the system

Subsystems

Industry Standard Architecture Bus

Conclusion



# Typical ISA cards

Early PC  
Architecture

Rémi  
Audebert

Introduction

History

The 80386SX  
interface to  
the system

Subsystems

Industry  
Standard  
Architecture  
Bus

Conclusion

- Additional RAM
- Sound card: Sound blaster
- Graphic adapters: Cirrus Logic, Matrox, 3dfx
- Mass storage: hard drive and floppy controllers
- Simple I/O: parallel and serial ports
- Industrial buses

# Monochrome Display Adapter

Early PC  
Architecture

Rémi  
Audebert

Introduction

History

The 80386SX  
interface to  
the system

Subsystems

Industry  
Standard  
Architecture  
Bus

Conclusion



# Color Display Adapter

Early PC  
Architecture

Rémi  
Audebert

Introduction

History

The 80386SX  
interface to  
the system

Subsystems

Industry  
Standard  
Architecture  
Bus

Conclusion



# Probing the ISA bus

Early PC  
Architecture

Rémi  
Audebert

Introduction


History

The 80386SX  
interface to  
the system

Subsystems

Industry  
Standard  
Architecture  
Bus

Conclusion



# LSE-ISA: 8-Bit ISA breakout

Early PC  
Architecture

Rémi  
Audebert

Introduction


History

The 80386SX  
interface to  
the system

Subsystems

Industry  
Standard  
Architecture  
Bus

Conclusion



# LSE-ISA: soldering

Early PC  
Architecture

Rémi  
Audebert

Introduction


History

The 80386SX  
interface to  
the system

Subsystems

Industry  
Standard  
Architecture  
Bus

Conclusion



# LSE-ISA: 16-Bit ISA breakout

Early PC  
Architecture

Rémi  
Audebert

Introduction


History

The 80386SX  
interface to  
the system

Subsystems

Industry  
Standard  
Architecture  
Bus

Conclusion



# Probing the ISA bus

Early PC  
Architecture

Rémi  
Audebert

Introduction

History

The 80386SX  
interface to  
the system

Subsystems

Industry  
Standard  
Architecture  
Bus

Conclusion



# Listening to the bus

Early PC  
Architecture

Rémi  
Audebert

Introduction


History

The 80386SX  
interface to  
the system

Subsystems

Industry  
Standard  
Architecture  
Bus

Conclusion



## Emulating the MDA Buffer

Early PC  
Architecture

Rémi  
Audebert

Introduction

## History

## The 80386SX interface to the system

### Subsystems

Industry  
Standard  
Architecture  
Bus

### Conclusion

# Device ROM

Early PC  
Architecture

Rémi  
Audebert


Introduction  
History

The 80386SX  
interface to  
the system

Subsystems

Industry  
Standard  
Architecture  
Bus

Conclusion



# Dumping the BIOS using the Device ROM

Early PC Architecture

Rémi Audebert

Introduction

History

The 80386SX interface to the system

Subsystems

Industry Standard Architecture Bus

Conclusion

```
; Set source segment to start of BIOS data
mov ax, 0xF000
mov ds, ax
; Set destination segment to scratch memory
mov ax, 0xA000
mov es, ax

; Set counter to number of bytes to be copied
; FFF is the max (4096d == FFFh)
mov cx, 0xFFFF
; Source
mov si, 0xF000
; Destination
xor di, di

rep movsb
```

# Going further with the ISA bus: the backplane

Early PC  
Architecture

Rémi  
Audebert

Introduction


History

The 80386SX  
interface to  
the system

Subsystems

Industry  
Standard  
Architecture  
Bus

Conclusion



## Early PC Architecture

Rémi  
Audebert

Introduction

History

The 80386SX  
interface to  
the system

Subsystems

Industry  
Standard  
Architecture  
Bus

Conclusion

## Conclusion

# Current work: semihosting for the LEO-PC

Early PC  
Architecture

Rémi  
Audebert


Introduction  
History

The 80386SX  
interface to  
the system

Subsystems

Industry  
Standard  
Architecture  
Bus

Conclusion



```
mov al, 'B'  
mov dx, 0x3F8  
outb dx, al ; CPU outputs
```

The FPGA is chip selected.  
It sends a write request to the host.

QEMU receives the request and calls  
the matching emulator function.

# Tools and References

Early PC  
Architecture

Rémi  
Audebert

Introduction

History

The 80386SX  
interface to  
the system

Subsystems

Industry  
Standard  
Architecture  
Bus

Conclusion

## Tools

- Icarus Verilog
- gtkwave
- Altera Quartus
- Wavedrom
- yasm
- sigrok

## References

- ISA System Architecture, by Tom Shanley and Don Anderson
- Intel 80386SX reference
- IBM PC AT Technical and Hardware references
- <http://ibm-pc.org/> for the PDF of the IBM documentation
- <http://www.minuszerodegrees.net/> IBM 51xx reference
- <http://www.karbosguide.com/books/pcarchitecture/start.htm>  
PC Architecture

Early PC  
Architecture

Rémi  
Audebert

Introduction

History

The 80386SX  
interface to  
the system

Subsystems

Industry  
Standard  
Architecture  
Bus

Conclusion

# Questions?

## Contact

■ Rémi Audebert

- IRC: halfr@irc.rezosup.org
- Mail: halfr@lse.epita.fr

|

# Appendix

Issue: ROMs have a slow access time.

- In order to compensate, the BIOS will copy the content of BIOS and VIDEO ROM to RAM during POST. This is achieved by:
  - 1 Reading and writing the ROMs content in place, each write being redirected to RAM.
  - 2 Disable the ROM and select the RAM for read operations.
- This is not the only way to implement “Shadow RAM”:
  - Use the 386 MMU to map the virtual addresses of the ROM to a copy in RAM.
  - Use a Position Independent BIOS, copy it somewhere and jump there.

- ISA Plug'n'Play
- MCA
- Extended ISA (EISA)
- VESA Local Bus
- PCI
- AGP
- PCI-X
- PCI Express

387 instructions  
executed by the 386  
trigger computation offloads to  
the 387 using IO Ports

IO Ports  
0x8000F8 - 0x8000FF

