

# **Driving a VGA and keyboard with Nexys 4 DDR FPGA BOARD**

02/07/2019

---

Luca Caronti, Simone Ruffini

University of Trento

Supervisor: Prof. Roberto Passerone

	1
<b>Overview</b>	<b>2</b>
<b>Project specifics</b>	<b>2</b>
Architecture specification	2
Top level project	3
Image generator	3
General description	3
Port Description	3
Processes	4
Combinational logic	5
Frame buffer	5
General description	5
Port description	5
Processes	5
Editor	6
General description	6
Fsm description	7
Port description	7
Top level keyboard	7
General description	7
Port description	8
VGA controller	8
General description	8
Port description	8
Fonts ROM	9
General description	9
Port description	9
Stream	9
General description	9
Port description	10
Clock wizard	10
General description	10
Port description	10
BRAM_0	11
General description	11
Port description	12
BRAM_1	12
General description	12
BRAM_2	12
General description	12
General description	13

Port description	13
Keyboard driver	13
General description	14
Fsm description	14
Port description	15
Seven segment driver	15
General description	15
Power summary	15
Implementation specifics	16
<b>Critical issues and conclusions</b>	<b>17</b>
Conclusions	17

## Overview

The project consists in managing a keyboard and display data on a monitor through a VGA. The specifications of the VGA resolution are 640 x 480, and the US layout was chosen for the keyboard. Entire project was written in VHDL and simulated on Vivado software.

All project codes are available on github at [https://github.com/lucacaronti/project\\_vhdl](https://github.com/lucacaronti/project_vhdl).


The features of the project are the possibility to write all the available letters, up to five at the same time, to move the cursor with arrows keys through max 10 pages, to change background and text color (one is the opposite of the other) through the switches (switches from 11 to 8 are for red color, from 7 to 4 are for green and from 3 to 0 are for blu).

There are also four 7-segment display that print the entered character code.

## Project specifics

### Architecture specification

The architecture is divided into 22 entities like as shown in the graph below.



## Top level project

This entity has the only purpose of connecting all other entities.

Moreover, a constraints file is related to this entity for physical pin connections.

## Image generator

### General description

Image generator is the bridge between frame buffer and the physical vga pins on the Nexys 4 DDR board. The main function is to manage requests, decoding and updates from frame buffer values into fonts rom ones that will be displayed on monitor.

### Port Description

- pixel\_clk: master clock of the whole unit at 25MHz
- resetn: main reset signal
- disp\_en: see vga controller disp\_en
- horizontal\_active: see vga controller horizontal\_active
- vertical\_active: see vga controller vertical active
- cursor\_rel\_pos: see editor cursor\_rel\_pos
- cursor\_blink\_time: see editor cursor\_blink\_time
- data\_from\_frame\_buffer: see frame buffer output\_char\_value
- address\_for\_frame\_buffer\_data: is the address sent to frame\_buffer where the next char to be displayed is stored
- data\_from\_fonts\_rom: see data\_out fonts rom
- address\_for\_fonts\_rom\_data: is the address sent to fonts rom where the bit values for that specific character are stored
- VGA\_R/G/B: 4 bits vectors that represent the intensity values of RGB channels that will be displayed on screen
- SW: this signal comes from the built in deep switches on the Nexys Board and represents the value of the background color to be displayed such that 0 to 3, 4 to 7 and 8 to 11 are deep switches encoding such RGB value.

### Processes

- COUNTERS\_MNGMNT

This process manages input signals for 4 counters: INIT (initialization of the counter to a fixed value) and CE (count enable).

When vga controller is in display time COUNTER\_A can count. Since COUNTER\_A is activated, subsequent counters can count too since their CE signals are bounded together in cascade using terminals counts.

- SAVE\_FONTS\_ROM\_DATA

Every time COUNTER\_A reaches the end ( $TC\_A = 1$ ) the value of fonts\_rom is stored in pixel\_values\_to\_VGA. This is necessary because pixel values for character n are retrieved when character n-1 is displayed.

- MEM\_EDITOR\_SIGNALS

The function of this process is to make a copy of all signals that could change during the output of a frame stored in the frame buffer.

- INV\_COL

This process checks if the current character is the one under the cursor, if so the next CHARACTER\_WIDTH pixels will have the colours inverted. This is done with the help of a flag: invert\_colors\_MEM.

- IMAGE\_GEN

Displays the values stored in pixels\_value\_to\_VGA and if the inverted\_colors\_MEM flag is on the colors are inverted.

- COUNT\_A

This counter keeps track of the horizontal position in a character. So its value changes from 0 to CHARACTER\_WIDTH -1.

- COUNT\_AA

This counter increases every time a character is completed, so its function is to track in which character column we are. This counter gets initialized at 1 and not 0 because during the display of character n we are requesting character n+1 so we are counting in advance for requesting to frame buffer the right values.

- COUNT\_B

COUNTER\_B counts the vertical position in a character. Every character is made of CHARACTER\_HEIGHT\*CHARACTER\_WIDTH pixels, so in our project CHARACTER\_WIDTH pixels is a character and every CHARACTER\_HEIGHT characters, a character is printed.

- COUNT\_BB

The counterpart of COUNT\_AA but counts in multiples of VERTICAL\_CHARS (the max value of characters that fit in a line) this because this value is used to make requests to frame buffer.

### Combinational logic

The address sent to frame buffer is calculated by summing COUNTER\_BB and COUNTER\_AA. When frame buffer responds with a value this one is sent to fonts rom padded with the value of COUNTER\_B (this value represents which character of a character we are printing)

## Frame buffer

### General description

The frame buffer deals with the management of the frame to be printed on the screen. It contains BRAM\_1 that is used to save a snapshot of a frame from stream and BRAM\_2 that is used to synchronize the start scanning signal that comes from VGA\_controller. In fact when there is a transition from 0 to 1 of v\_sync a process starts scanning and save the data from stream (BRAM\_0) to frame buffer. Frame buffer stores ASCII int values and not pixels this makes less memory used. Since frame buffer is used with different clocks (master clk for write and pixel clk for read) use of a true dual port BRAM is necessary to overcome timing and clock phase problems.

### Port description

- clk: master clock 100 MHz
- clk\_vga: pixel clock 25 MHz
- resetn: general reset
- vertical\_sync: see v\_sync from vga controller
- stream\_start\_addr\_for\_scan: see frame\_start\_addr from editor
- output\_data\_from\_stream: see output\_char\_value from stream
- addr\_to\_stream\_for\_data: is the address sent to stream where the next char to be saved is stored
- addr\_request\_char: see address\_for\_frame\_buffer\_data from image generator
- output\_char\_value: is the value returned after requesting data from address addr\_request\_char
- is\_writing: optional signal used for future components that signals busyness of frame buffer, if is\_writing is on and read requests are made, data could be not in sync with the actual value stored

### Processes

- FSM\_STARTER
 

This process creates a pulse when senses a rising\_edge in vertical\_sync\_mem, this pulse is assigned to start\_pulse the signal responsible for starting the fsm. vertical\_sync\_mem is a signal in direct correlation with vertical\_sync but since the last one is out of sync with the master clk so sample of it must be taken.
- SEQUENTIAL, FUT\_CALC, OUTPUTS
 

This fsm switches between two states: wait and start, when in start state all subsequent processes are triggered else a sample of stream\_start\_address is taken for data consistency during stream scanning.
- MANAGE\_EN\_SIGNALS
 

The only purpose of this process is to manage counter signals.

- ADDR\_CALC

This is a combinational process uses the value of counter and calculates address values for both stream requests and for storage in frame buffer itself. This process takes in count that output data from stream comes with 2 clocks delay.

- COUNTER

Counts from NUMBER\_OF\_CHARS\_IN\_AFRAME times.


## Editor

### General description

Editor entity is used to manage:

1. Saving order if multiple keys are pressed at the same time.
2. Cursor position.
3. Special keys like arrows, backspace and enter.
4. Blinking of cursor timing.

### Fsm description



Variable "x" goes from 1 to 5 and represents multiple key digit.


### Port description

- sys\_clk : system clock
- resetn : reset active low
- keyboard\_digit\_1 ... 5 : keyboard digit (5 lines) from top\_level\_keyboard
- cursor\_pos\_abs : absolute cursor position
- cursor\_rel\_pos : cursor position relative to the page printed
- frame\_start\_addr : address of frame first position
- char\_to\_write : char to send into stream
- cursor\_blinking\_time : cursor blinking port

## Top level keyboard

### General description

His task is to connect all keyboard entity, i.e. fsm\_keyboard and keyboard\_driver.



In the upper diagram is shown how fsm\_keyboard and driver\_keyboard are linked together and with top\_level\_keyboard. Others tasks of this entity are the conversion from keyboard key format at ASCII format, the management of shift key and of caps lock.

### Port description

- PS2\_DATA : PS2 data line.
- PS2\_CLK : PS2 clock line.
- clock : system clock.
- reset : reset active low.



- keyboard\_digit\_1 ... 5 : are the signal that indicate which key is pressed. Up to 5 keys could be pressed at the same time. Data are in ASCII format.
- CA, CB, CC, CD, CE, CF, CG, DP : cathodes for 7 segment display.
- AN : anode for 7 segment display.0

## VGA controller

### General description

This entity handles the VGA synchronization signals for a 640x480 @ 60Hz monitor.

### Port description

- pixel\_clk: vga clock that depends on the resolution of the display and framerate
- res: master reset signal
- h\_sync: horizontal sync
- v\_sync: vertical sync
- disp\_en: display enable (screen time)
- horizontal\_active: on when not in either back porch, sync pulse or front porch horizontal
- vertical\_active: on when not in either back porch, sync pulse or front porch vertical

## Fonts ROM

### General description

Fonts ROM contains all bits that compose the 128 character. Each font is made of 8 bits for width and 16 for height. The process that gives you the data is synchronous. Every address of this fonts rom represents a CHARACTER that is a line of pixels that composes a entire CHARACTER. A character is made of 16 characters.

### Port description

- clk: master clock at 25 Mhz (pixel\_clock)
- addr: see address\_for\_fonts\_rom\_data of image generator
- data\_out: is the 8 bit vector value that represents a character of a character

## Stream

### General description

Stream takes care of managing the writing and reading procedure from BRAM.

Stream is composed by 2 process; writing\_into\_BRAM and save\_char\_val that manage the relative tasks. See the code for more information.

The entity has the following ports.

<i>STREAM</i>	
INPUT	OUTPUT
sys_clk	output_char_value
resetn	
input_char_value	
requested_char_add	
set_cursor_pos	

### Port description

- sys\_clk : it's the system clock.
- resetn : it's the reset port, active low.
- input\_char\_value : This port is used to save data into BRAM. The procedure for saving datas are the following:

Input\_char\_value must be for default at 0, then when there is a change on the port, data will be saved into BRAM in 1 clock cycle. It's a asynchronous process so the port must be stable for minimum 1 clock cycle. Until the port doesn't change value only one data is saved. To save two consecutive equal data input\_char\_value must goes to 0 for one clock cycle and then must be set again with the desired value. When the port is 0 no data are saved.


- requested\_char\_add : It's used to set request char address.
- set\_cursor\_pos : It's used to change cursor position.
- output\_char\_value : If new data is requested, after 2 clock cycles will be available on this port.

## **Clock wizard**

### General description

Clock wizard is internal IP of Vivado that allow to manage the clock. In this project is used in MMCP mode to generate clock for VGA at 25 MHz (optimal would be at 25.175 MHz).

The summary of clock wizard is shown in the figure below.



Component Name: clk\_wiz\_0

Board | Clocking Options | Output Clocks | Port Renaming | MMCM Settings | **Summary**

**Primary Input Clock Attributes**

Input Clock Frequency (MHz)	100.000
Clock Source	Single_ended_clock_capable_pin
Jitter	0.010

**Clocking Primitive Attributes**

Primitive Instantiated : MMCM

Divide Counter : 1

Mult Counter : 9.125

Clock Phase Shift : None

Clock Wiz O/p Pins	Source	Divider Value	Tspread (ps)	Pk-to-Pk Jitter (ps)	Phase Error (ps)
CLK_VGA	MMCM CLKOUT0	36.500	OFF	181.828	104.359
clk_out2	OFF	OFF	OFF	OFF	OFF
clk_out3	OFF	OFF	OFF	OFF	OFF
clk_out4	OFF	OFF	OFF	OFF	OFF
clk_out5	OFF	OFF	OFF	OFF	OFF
clk_out6	OFF	OFF	OFF	OFF	OFF
clk_out7	OFF	OFF	OFF	OFF	OFF

### Port description

- clk\_in : connected with system clock at 100 MHz.
- resetn : reset active low.
- clk\_VGA : output clock for VGA management.

## BRAM\_0

### General description

BRAM\_0, that stay for Block of RAM is the entity that contains RAM memory. It's generated by internally Vivado IP, therefore some specifications are protected by copyright and cannot be published.

The entity has the following ports.

<i>BRAM</i>	
INPUT	OUTPUT
clka	douta
rsta	doutb
ena	rsta_busy
wea	rstb_busy
addra	
dina	
clkb	
rstb	
enb	
web	
addrb	
dinb	

The memory type is TRUE DUAL PORT RAM that means that there are two different ports which could access at the same data also at the same time. In this project the PORTA is used to write into BRAM and PORTB is used to read. Write width is of 7 bits and the write depth is of 168000 bits. Since one character occupies 7 bits the stream could contain up to 24000 chars.

The following image represents BRAM summary.

#### Information

Memory Type: True Dual Port RAM  
 Block RAM resource(s) (18K BRAMs): 3  
 Block RAM resource(s) (36K BRAMs): 4  
 Total Port A Read Latency : 2 Clock Cycle(s)  
 Total Port B Read Latency (From Rising Edge of Read Clock): 2 Clock Cycle(s)  
 Address Width A: 15  
 Address Width B : 15

#### Port description

- clka, clkb : Are connected to the system clock.
- rsta, rstb : Are connected to reset (active low).
- ena, enb : Are used to enable the respective port.
- wea, web : If high port is in writing mode, else in reading.
- addra, addrb : Indicate the port address.
- dina, dinb : Are the data input ports.
- douta, doutb : Are the data output ports.
- rsta\_busy, rstb\_busy : Are not used ports.

## BRAM\_1

#### General description

This BRAM is used to store the current frame values, so it contains  $680 \times 480 = 2400$  data. It is used in simple dual port RAM mode because the writing clock is at 100MHz and the reading clock is at 25.175 MHz, therefore it also performs a work of connection and synchronization between the two circuits with different clocks.

#### Information

Memory Type: Simple Dual Port RAM  
 Block RAM resource(s) (18K BRAMs): 0  
 Block RAM resource(s) (36K BRAMs): 1  
 Total Port B Read Latency (From Rising Edge of Read Clock): 1 Clock Cycle(s)  
 Address Width A: 12  
 Address Width B : 12

## BRAM\_2

### General description

This BRAM is used only to synchronize a signal that is read at 100MHz and write at 25.175 MHz. The size is the smallest possible, in fact it's of 2 bits and only one is used. The BRAM is always turned on and the delay from the input to the output is of 3 clock cycles, this because if the input signal change exactly during the rising edge of the clock the flip flop could go to metastability status and it would take some clock cycles to get back to normal.

### **Information**

Memory Type: Simple Dual Port RAM  
 Block RAM resource(s) (18K BRAMs): 1  
 Block RAM resource(s) (36K BRAMs): 0  
 Total Port B Read Latency (From Rising Edge of Read Clock): 3 Clock Cycle(s)  
 Address Width A: 1  
 Address Width B : 1

## Sipo

### General description

Sipo is the acronym of Serial Input Parallel Output, in fact this entity works as register. It takes serial data from PS2\_DATA line which comes from keyboard. Keyboard PS2 protocol use 11-bit words that include a start bit (0), data byte (LSB first), odd parity, and stop bit (1). When all data arrives data\_ready signal in set and you can read data from parallel\_output signals, then you must reset sipo.

SIPO	
INPUT	OUTPUT
PS2_DATA	data_coming
PS2_CLK	data_ready
int_sipo	parallel_output

### Port description


- PS2\_DATA : PS2 data line.
- PS2\_CLK : PS2 clock line.
- init\_sipo : if low reset to 0 the register.

- data\_coming : is high when data are coming from PS2\_DATA port.
- data\_ready : is set when all 11 bits are arrived.
- parallel\_output : parallel data output.

## Keyboard driver

### General description

Keyboard driver entity has the task of managing the sipo entity, in particular there is a fsm that takes care of it. The following image represents the specifics of fsm.



### Fsm description

- wait\_state : In this state sipo initialization sipo is done. The state doesn't change until port "data\_coming" is set.
- start\_watch\_dog : In this state a watchdog counter stars and is increased. The state change only if data from sipo has arrived or if watchdog counter reaches 50ms. In this case there was an error because the data took too long to arrive.
- load\_data : makes data available from "data\_out" ports and set new\_data signal.
- reset\_state : reset the sipo, the watchdog counter and new\_data signal.

### Port description

- PS2\_DATA : PS2 data line.
- PS2\_CLK : PS2 clock line.
- clock : It's connected with the system clock.
- global\_reset : It's connected with the reset signal, active low.
- data\_out : It's the data out port.
- new\_data : Indicates that new data arrived. It's set for one clock cycle only.

## Seven segment driver

### General description

This entity drives 7 segment display that print the ASCII code of keyboard pressed keys

## Power summary

The graphics below indicates the power consumptions setting.


Device		Environment	
Part:	xc7a100tcsg324-1	Output Load:	0 pF
Temp grade:	commercial	Ambient temperature:	25.0 °C
Process:	typical	Airflow:	250 LFM
Characterization:	Production	Heat sink:	medium (Medium Profile)
		θSA:	4.6 °C/W
		Board selection:	medium (10"x10")
		Number of board layers:	12to15 (12 to 15 Layers)
		θJB:	5.7 °C/W
		Board temperature:	25.0 °C

These settings produced the following results.

Power analysis from Implemented netlist. Activity derived from constraints files, simulation files or vectorless analysis.


**Total On-Chip Power:** 0.246 W  
**Design Power Budget:** Not Specified  
**Power Budget Margin:** N/A  
**Junction Temperature:** 26,1°C  
 Thermal Margin: 58,9°C (12,8 W)  
 Effective  $\theta_{JA}$ : 4,6°C/W  
 Power supplied to off-chip devices: 0 W  
 Confidence level: Low

[Launch Power Constraint Advisor](#) to find and fix invalid switching activity




## Implementation specifics

The following images represents the internal occupation on FPGA.







Total lookup table = 867

Total Flip Flop = 386

Total BRAMs = 7.5

Total URAM = 0

Total DSP count = 0

Worst negative slack = 2.937 ns

Total negative slack = 0 ns

Worst hold slack = 0.14 ns

Total hold slack = 0 ns

Worst pulse width slack = 3 ns

Total pulse width negative slack = 0 ns

## Critical issues and conclusions

### Conclusions

The program works correctly! In a future implementation/feature embedded monitor data will be taken in consideration such that the program is dynamic in regards of which max resolution the monitor can handle and could be displayed by the program.