Lecture 05a - Clock Skew Scheduling Under Process Variations

@luk036

2022-10-19

Keywords

- Static timing analysis, STA
- Statistical STA
- Clock skew /
- Zero skew design
 - Critical paths
 - Negative slack
- Useful skew design
 - Critical cycles
 - Negative cycles
- Clock skew scheduling (CSS)
- Yield-driven CSS

Overview

- Background
- Problem formulation
- Traditional clock skew scheduling
- Yield-driven clock skew scheduling
- Minimum cost-to-time ratio formulation

Sequential Logic

• Local data path

Sequential Logic (cont'd)

• Graph

Clock Skew

- $T_{\mathrm{skew}}(i, f) = t_i t_f$, where
 - $-t_i$: clock signal delay at the initial register
 - $-t_f$: clock signal delay at the final register




Figure 1: image




Figure 2: image




Figure 3: image




Figure 4: image

Timing Constraint

• Setup time constraint

$$T_{\rm skew}(i,f) \leq T_{\rm CP} - D_{if} - T_{\rm setup} = u_{if}$$

While this constraint destroyed, cycle time violation (zero clocking) occurs.

• Hold time constraint

$$T_{\text{skew}}(i, f) \ge T_{\text{hold}} - d_{if} = l_{if}$$

While this constraint destroyed, race condition (double clocking) occurs.

Zero skew vs. Useful skew

- Zero skew $(t_i=t_f)$: Relatively easy to implement.
- Useful skew. Improve:
 - The performance of the circuit by permitting a higher maximum clock frequency, or
 - The safety margins of the clock skew within the permissible ranges.
- Max./min. path delays are got from static timing analysis (STA).

Timing Constraint Graph

• Create a graph by

- replacing the hold time constraint with a h-edge with cost $-(T_{\text{hold}} -$
- $d_{ij})$ from ${\rm FF}_i$ to ${\rm FF}_j,$ and replacing the setup time constraint with an s-edge with cost $T_{\rm CP}$ - $D_{ij} - T_{\text{setup}}$ from FF $_j$ to FF $_i$. Two sets of constraints stemming from clock skew definition:
- - The sum of skews for paths having the same starting and ending flip-flop to be the same;
 - The sum of clock skews of all cycles to be zero

Timing Constraint Graph (TCG)




Figure 5: Example circuit

Timing Constraint Graph (TCG)

Assume $T_{\text{setup}} = T_{\text{hold}} = 0$

Clock period T_{CP} is feasible if and only if current graph contains no negative cost cycles.

Minimize Clock Period

• Linear programming (LP) formulation

$$\begin{array}{ll} \mbox{minimize} & T_{\rm CP} \\ \mbox{subject to} & l_{ij} \leq T_i - T_j \leq u_{ij} \end{array}$$

where FF_i and FF_j are sequential adjacent

- The above constraint condition is so-called system of difference con**straints** (see Introduction to Algorithms, MIT):
- Note: easy to check if a feasible solution exists by detecting negative cycle using for example Bellman-Ford algorithm.




Figure 6: TCG

Basic Bellman-Ford Algorithm

```
.font-sm.mb-xs
function BellmanFord(list vertices, list edges, vertex source)
    // Step 1: initialize graph
    for each vertex i in vertices:
        if i is source then u[i] := 0
        else u[i] := inf
        predecessor[i] := null
    // Step 2: relax edges repeatedly
    for i from 1 to size(vertices)-1:
        for each edge (i, j) with weight d in edges:
            if u[j] > u[i] + d[i,j]:
                u[j] := u[i] + d[i,j]
                predecessor[j] := i
    // Step 3: check for negative-weight cycles
    for each edge (i, j) with weight d in edges:
        if u[j] > u[i] + d[i,j]:
            error "Graph contains a negative-weight cycle"
return u[], predecessor[]
```

Problems with Bellman-Ford Algorithm

- The algorithm is originally used for finding the shortest paths.
- Detecting negative cycle is just a side product of the algorithm.
- The algorithm is simple, but...
 - detects negative cycle at the end only.
 - has to compute all d[i,j].
 - Restart the initialization with u[i] := inf.
 - requests the input graph must have a source node.

Various improvements have been proposed extensively.

Minimize clock period (I)

- Fast algorithm for solving the LP:
 - Use binary search method for finding the minimum clock period.
 - In each iteration, Bellman-Ford algorithm is called to detect if the timing constraint graph contains negative weighted edge cycle.
- Note: Originally Bellman-Ford algorithm is used to find a shortest-path of a graph.

Minimize clock period (II)

- When the optimal clock period is solved, the corresponding skew schedule is got simultaneously.
- However, many skew values are on the bounds of feasible range.




Figure 7: Timing uncertainty emerges under process variations

Yield-driven Clock Skew Scheduling

- When process variations increase more and more, timing-failure-induced yield loss becomes a significant problem.
- Yield-driven Clock Skew Scheduling becomes important.

• Primary goal of this scheduling is to minimize the yield loss instead of minimizing the clock period.

Timing Yield Definition

- The circuit is called functionally correct if all the setup- and hold-time constraints are satisfied under a group of determinate process parameters.
- Timing Yield = (functional correct times) / sample number * 100%

Primitive solution (1)

• Pre-allocate timing margins (usually equivalent to maximum timing uncertainty) at both ends of the FSR's (Feasible Skew Region).

$$l_{ij} \le s_{ij} \le u_{ij} \implies l_{ij} + \Delta d \le s_{ij} \le u_{ij} - \Delta d$$

• Then perform clock period optimization.

Problems with this method

- The maximum timing uncertainty is too pessimistic. Lose some performance;
- Δd is fixed; it does not consider data path delay differences between cycle edges.

References (1)

- \bullet "Clock skew optimization", IEEE Trans. Computers, 1990
- "A graph-theoretic approach to clock skew optimization", ISCAS'94
- "Cycle time and slack optimization for VLSI-chips", ICCAD'99
- "Clock scheduling and clock tree construction for high performance Asics", ICCAD'03
- "ExtensiveSlackBalance: an Approach to Make Front-end Tools Aware of Clock Skew Scheduling", DAC'06

Primitive solution (2)

- Formulate as LCES (Least Center Error Square) problem
 - A simple observation suggests that, to maximize slack, skew values should be chosen as close as possible to the middle points of their FSR's.

$$\begin{split} l_{ij} + lm_k(u_{ij} - l_{ij}) & \leq s_{ij} \leq u_{ij} - um_k(u_{ij} - l_{ij}) \\ & \text{minimize} \quad \sum_k (0.5 - \min(lm_k, um_k))^2 \\ & \text{subject to} \quad 0 \leq lm_k \leq 0.5 \\ & 0 \leq um_k \leq 0.5 \end{split}$$

References (2)

- Graph-based algorithm
 - (J. L. Neves and E. G. Friedman, "Optimal Clock Skew Scheduling Tolerant to Process Variations", DAC'96)
- Quadratic Programming method
 - (I. S. Kourtev and E. G. Fredman, "Clock skew scheduling for improved reliability via quadratic programming", ICCAD'99)

Shortcoming: might reduce some slacks to be zero to minimum **total** CES. This is not optimal for yield.

Primitive solution (3)

- Incremental Slack Distribution
 - (Xinjie Wei, Yici CAI and Xianlong Hong, "Clock skew scheduling under process variations", ISQED'06)
- Advantage: check all skew constraints
- Disadvantage: didn't take the path delay difference into consideration

Minimum Mean Cycle Based

- Even: solve the slack optimization problem using a minimum mean cycle formulation.
- **Prop**: distribute slack along the most timing-critical cycle proportional to path delays
- **FP-Prop**: use sensitizable-critical-path search algorithm for clock skew scheduling.

Slack Maximization (EVEN)

• Slack Maximization Scheduling

$$\begin{array}{ll} \text{maximize} & t \\ \text{subject to} & T_{i} - T_{i} \leq \mu_{ij} - t \end{array}$$

• Equivalent to the so-called minimum mean cycle problem (MMC), where

$$t^* = \frac{1}{|C|} \sum_{(i,j) \in C} \mu_{ij}$$

C: critical cycle (first negative cycle)

• Can be solved efficiently by the above method.

Even - iterative slack optimization

- Identify the circuit's most timing-critical cycle,
- Distribute the slack along the cycle,
- Freeze the clock skews on the cycle, and
- Repeat the process iteratively.

Most timing-critical cycle





Figure 8: image

Identify the timing-critical cycle

- Identify the circuit's most timing-critical cycle
- Solve the minimum mean-weight cycle problem by
 - Karp's algorithm
 - A. Dasdan and R.K.Gupta, "Faster Maximum and Minimum Mean Cycle Algorithms for System-Performance", TCAD'98.


Distribute the slack

Distribute the slack evenly along the most timing-critical cycle.




Freeze the clock skews (I)

Replace the critical cycle with super vertex.




Freeze the clock skews (II)




To determine the optimal slacks and skews for the rest of the graph, we replace the critical cycle with super vertex.

Repeat the process (I)



Repeat the process (II)



Final result




Figure 9: image

• $Skew_{12} = 0.75$

- $Skew_{23} = -0.25$
- $Skew_{31} = -0.5$
- $Slack_{12} = 1.75$
- $Slack_{23} = 1.75$
- $Slack_{31} = 1$

where $Slack_{ij} = T_{CP} - D_{ij} - T_{setup} - Skew_{ij}$

Problems with Even

- Assume all variances are the same.
- However, the timing uncertainty of a long combinational path is usually larger than that of a shorter path.
- Therefore, the even slack distribution along timing-critical cycles performed by **Even** is not optimal for yield if data path delays along the cycles are different.

Prop-Based on Gaussian model (I)

- Assuming there are n gates with delay $N(\mu, \sigma^2)$ in a path, then this path delay is $N(n\mu, n\sigma^2)$
- Distribute slack along the most timing-critical cycle, according to the square root of each edge's path delays (???).
- To achieve this, update the weights of s-edges and h-edges:

$$\begin{split} T_{\mathrm{CP}} - (D_{ij} + \alpha \sqrt{D_{ij}} \sigma) - T_{\mathrm{setup}} \\ - T_{\mathrm{hold}} + (d_{ij} - \alpha \sqrt{d_{ij}} \sigma) \end{split}$$

where α ensures a minimum timing margin for each timing constraint.


Prop-Based on Gaussian model (II)

- Given a specific clock period $T_{\rm CP}$, we gradually increase α and use the Bellman-Ford algorithm to detect whether it is still feasible.
- After finding the maximum α , the edges along the most timing-critical cycle will have slacks equal to the pre-allocated timing margins.
- Many edges in a circuit have sufficiently large slack. Therefore, we can perform proportional slack distribution only for the most timing-critical cycle. Assign the rest of skews using **Even**.

Problems with Prop

- Assume all gate delay has the same distribution.
- Not justify using the square root of path delay for timing margin.

FP-Prop (I)



When the signal at this terminal is "0"

False path

FP-Prop (II)

• If we do not consider false path, some non timing-critical cycles become timing-critical. Then, more slacks are distributed to these cycles, but the slacks in actually timing-critical cycles are not sufficient. As a result, the overall timing yield decreases.

Problems with FP-Prop

• Same problems as Prop

Experimental Results

Statistical Method

• Setup time constraint

$$T_{\rm skew}(i,f) \leq T_{\rm CP} - \tilde{D}_{if} - T_{\rm setup}$$

• Hold time constraint

$$T_{\text{skew}}(i, f) \ge T_{\text{hold}} - \tilde{d}_{if}$$

where \tilde{D}_{if} and \tilde{d}_{if} are random variable under process variations.

Circuit	СР	<u>Even</u> Yield (%)	Prop		fp-Prop	
			Yield (%)	Imp. (%)	Yield (%)	lmp. (%)
s1423	55.73	74.1	75.5	1.9	75.5	1.9
s1488	16.62	72.3	75.4	4.3	NA	NA
s1494	16.62	77.9	78.8	1.2	NA	NA
s5378	22.50	63.8	64.2	0.6	NA	NA
s9234.1	40.86	74.1	83.9	13.2	NA	NA
s13207.1	52.73	60.2	60.2	0.0	NA	NA
s35932	31.96	64.3	98.6	53.3	98.6	53.3
s38417	34.07	74.1	74.7	0.8	89.1	20.2
s38584.1	50.24	72.5	85.8	18.3	NA	NA
b04s	23.88	67.4	82.6	22.6	NA	NA
b05s	47.68	67.2	86.9	29.3	86.9	29.3
b06	4.92	63.1	75.1	19.0	NA	NA
b07s	26.23	74.8	72.7	-2.8	72.7	-2.8
b08	14.90	68.9	65.6	-4.8	65.6	-4.8
b09	7.68	62.4	78.3	25.5	NA	NA
b10	9.71	73.5	73.7	0.3	NA	NA
b11s	29.86	71.5	58.6	-18.0	80.9	13.1
b12	12.12	78.2	87.6	12.0	87.6	12.0

Figure 10: image

Statistical TC Graph

After SSTA, edge weight is represented as a pair of value (mean, variance).

Most Critical Cycle

• Traditional criteria: minimum mean cycle

$$\min_{C \in \mathcal{C}} \frac{\sum_{(i,j) \in C} \mu_{ij}}{|C|}$$

• New criteria:

$$\min_{C \in \mathcal{C}} \frac{\sum_{(i,j) \in C} \mu_{ij}}{\sum_{(i,j) \in C} \sigma_{ij}}$$

(We show the correctness later)

Slack Maximization (C-PROP)

 Slack Maximization Scheduling

$$\begin{array}{ll} \text{maximize} & t \\ \text{subject to} & T_j - T_i \leq \mu_{ij} - \sigma_{ij} t \end{array}$$




Figure 11: image

- Equivalent to the *minimum cost-to-time ratio* problem (MMC), where:

 - $-t^* = \sum_{(i,j)\in C} \mu_{ij} / \sum_{(i,j)\in C} \sigma_{ij}$ -C: critical cycle (first negative cycle)

Probability Observation

• Prob(timing failure) turns out to be an Error function that solely depends on this ratio. Therefore, it is justified to use this ratio as critical criteria.

Whole flow

- After determining the clock arrival time at each vertex in the most critical cycle, the cycle is replaced with a super vertex v'.
- In-edge (u, v) from outside vertex u to cycle member v is replaced by an in-edge (u, v') with weight mean $\mu(u, v) - T_v$.
- Out-edge (v,u) is replaced by out-edge (v',u) with weight mean $\mu(v,u)$ + T_v . However, the variance of the edge weight is not changed. And parallel edges can be remained.
- Repeat the process iteratively until the graph is reduced to a single super vertex, or the edges number is zero.

Data structure

Final result: $T_1 = T_1 + T_{s_1} + T_{s_3}$





Figure 12: image

Advantages of This Method

- Justified by probability observation.
- Fast algorithm exists for minimum cost-to-time ratio problem.
- Reduce to Even when all variances are equal.
- When a variance tends to zero, it makes sense that only minimal slack is assigned to this variable, and hence others can be assigned more.

Results



Main Reference

• Jeng-Liang Tsai, Dong Hyum Baik, Charlie Chung-Ping Chen, and Kewal K. Saluja, "Yield-Driven, False-Path-Aware Clock Skew Scheduling", IEEE Design & Test of Computers, May-June 2005