

General Description

The MAX7301 compact, serial-interfaced I/O expander (or general-purpose I/O (GPIO) peripheral) provides microprocessors with up to 28 ports. Each port is individually user configurable to either a logic input or logic output.

Each port can be configured either as a push-pull logic output capable of sinking 10mA and sourcing 4.5mA, or a Schmitt logic input with optional internal pullup. Seven ports feature configurable transition detection logic, which generates an interrupt upon change of port logic level. The MAX7301 is controlled through an SPITM-compatible 4-wire serial interface.

The MAX7301AAX and MAX7301AGL have 28 ports and are available in 36-pin SSOP and 40-pin QFN packages, respectively. The MAX7301AAI and MAX7301ANI have 20 ports and are available in 28-pin SSOP and 28-pin DIP packages, respectively.

For a 2-wire interfaced version, refer to the MAX7300 data sheet.

Applications

White Goods
Automotive
Gaming Machines
Industrial Controllers
System Monitoring

Pin Configurations appear at end of data sheet.

SPI and QSPI are trademarks of Motorola, Inc.
MICROWIRE is a trademark of National Semiconductor Corp.


Features

- ♦ High-Speed 26MHz SPI-/QSPI-™/MICROWIRE™-Compatible Serial Interface
- ♦ 2.5V to 5.5V Operation
- ♦ -40°C to +125°C Temperature Range
- ◆ 20 or 28 I/O Ports, Each Configurable as Push-Pull Logic Output Schmitt Logic Input Schmitt Logic Input with Internal Pullup
- ♦ 11µA (max) Shutdown Current
- ◆ Logic Transition Detection for Seven I/O Ports

Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
MAX7301ANI	-40°C to +125°C	28 DIP
MAX7301AAI	-40°C to +125°C	28 SSOP
MAX7301AAX	-40°C to +125°C	36 SSOP
MAX7301AGL	-40°C to +125°C	40 QFN

Typical Operating Circuit



ABSOLUTE MAXIMUM RATINGS

Voltage (with respect to GND) V+0.3V to +6V All Other pins0.3V to (V+ + 0.3V) P4-P31 Current	36-Pin SSOP (derate 11.8mW/°C above +70°C)941mW 40-Pin QFN (derate 23.25mW/°C above +70°C)1860mW Operating Temperature Range (TMIN, TMAX)40°C to +125°C Junction Temperature+150°C Storage Temperature Range65°C to +150°C Lead Temperature (soldering, 10s)+300°C
--	--

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

(Typical Operating Circuit, V+ = 2.5V to 5.5V, $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted.) (Note 1)

PARAMETER				MIN	TYP	MAX	UNITS
Operating Supply Voltage	V+			2.5		5.5	V
		All Problems	T _A = +25°C		5.5	8	
Shutdown Supply Current	ISHDN	All digital inputs at V+ or GND	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$			10	μΑ
		OI GIVD	$T_A = T_{MIN}$ to T_{MAX}			11	
		All ports programmed	$T_A = +25^{\circ}C$		180	230	
Operating Supply Current (Output High)	IGPOH	as outputs high, no load, all other inputs	$T_A = -40^{\circ}C$ to $+85^{\circ}C$			250	μΑ
(Salpatingn)		at V+ or GND	$T_A = T_{MIN}$ to T_{MAX}			270	
		All ports programmed	T _A = +25°C		170	210	
Operating Supply Current (Output Low)	IGPOL	as outputs low, no load, all other inputs	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$			230	μA
(Output Low)		at V+ or GND	$T_A = T_{MIN}$ to T_{MAX}			240	
		All ports programmed	T _A = +25°C		110	135	
Operating Supply Current (Input)	I _{GPI}	as inputs without pullup, ports, and all	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$			140	μΑ
(input)	other inputs at V+ or GND TA = T _{MIN} to T _{MAX}		T _A = T _{MIN} to T _{MAX}			145	
INPUTS AND OUTPUTS							
Logic High Input Voltage Port Inputs	VIH			0.7 × V+			V
Logic Low Input Voltage Port Inputs	VIL					0.3 × V+	V
Input Leakage Current	I _{IH} , I _{IL}	GPIO inputs without pu VPORT = V+ to GND	llup,	-100	±1	+100	nA
CDIO Inspirit Internal Dullium to VI	l=	V+ = 2.5V		12	19	30	
GPIO Input Internal Pullup to V+	I _{PU}	V+ = 5.5V		80	120	180	μΑ
Hysteresis Voltage GPIO Inputs	ΔVI				0.3		V
Output Lligh Voltage	Vari	GPIO outputs, ISOURCE T _A = -40°C to +85°C	= 2mA,	V+ - 0.7			V
Output High Voltage	Voн	GPIO outputs, ISOURCE TA = T _{MIN} to T _{MAX} (Not		V+ - 0.7			V

ELECTRICAL CHARACTERISTICS (continued)

(Typical Operating Circuit, V+ = 2.5V to 5.5V, T_A = T_{MIN} to T_{MAX}, unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Port Sink Current	loL	V _{PORT} = 0.6V	2	10	18	mA
Output Short-Circuit Current	lolsc	Port configured output low, shorted to V+	2.75	11	20	mA
Input High-Voltage SCLK, DIN,	V	V+ ≤ 3.3V	1.6			V
CS	VIH	V+ > 3.3V	2			V
Input Low-Voltage SCLK, DIN, CS	VIL				0.6	V
Input Leakage Current SCLK, DIN, CS	I _{IH} , I _{IL}		-50		+50	nA
Output High-Voltage DOUT	Voн	ISOURCE = 1.6mA	V+ - 0.5			V
Output Low-Voltage DOUT	V _{OL}	ISINK = 1.6mA			0.4	V

TIMING CHARACTERISTICS (Figure 3)

 $(V+ = 2.5V \text{ to } 5.5V, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted.})$ (Note 1)


PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
CLK Clock Period	tcp		38.4			ns
CLK Pulse Width High	tch		19			ns
CLK Pulse Width Low	tCL		19			ns
CS Fall to SCLK Rise Setup Time	tcss		9.5			ns
CLK Rise to $\overline{\text{CS}}$ Rise Hold Time	tcsh		0			ns
DIN Setup Time	tDS		9.5			ns
DIN Hold Time	tDH		0			ns
Output Data Propagation Delay	t _{DO}	C _{LOAD} = 25pF			21	ns
Minimum CS Pulse High	tcsw		19			ns


Note 1: All parameters tested at $T_A = +25$ °C. Specifications over temperature are guaranteed by design.


Note 2: Guaranteed by design.

Typical Operating Characteristics


 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$









GPO SINK CURRENT vs. TEMPERATURE (OUTPUT = 0)












GPO SHORT-CIRCUIT CURRENT vs. TEMPERATURE



Pin Description

	PIN			
SSOP	SSOP DIP	QFN	NAME	FUNCTION
1	1	36	ISET	Bias Current Setting. Connect ISET to GND through a resistor (RISET) value of $39k\Omega$ to $120k\Omega$.
2, 3	2, 3	37, 38, 39	GND	Ground
4	4	40	DOUT	4-Wire Interface Serial Data Output Port
_	5–24	_	P12-P31	I/O Ports. P12 to P31 can be configured as push-pull outputs, CMOS logic inputs, or CMOS logic inputs with weak pullup resistor.
5–32	_	1–10, 12–19, 21–30	P4-P31	I/O Ports. P4 to P31 can be configured as push-pull outputs, CMOS logic inputs, or CMOS logic inputs with weak pullup resistor.
33	25	32	SCLK	4-Wire Interface Serial Clock Input Port
34	26	33	DIN	4-Wire Interface Serial Data Input Port
35	27	34	CS	4-Wire Interface Chip-Select Input, Active Low
36	28	35	V+	Positive Supply Voltage. Bypass V+ to GND with a minimum 0.047µF capacitor.

Detailed Description

The MAX7301 GPIO peripheral provides up to 28 I/O ports, P4 to P31, controlled through an SPI-compatible serial interface. The ports can be configured to any combination of logic inputs and logic outputs, and default to logic inputs on power-up.

Figure 1 is the MAX7301 functional diagram. Any I/O port can be configured as a push-pull output (sinking 10mA, sourcing 4.5mA), or a Schmitt-trigger logic input. Each input has an individually selectable internal pullup resistor. Additionally, transition detection allows seven ports (P24 through P30) to be monitored in any maskable combination for changes in their logic status. A detected transition is flagged through a status register bit, as well as an interrupt pin (port P31), if desired.

The port configuration registers set the 28 ports, P4 to P31, individually as GPIO. A pair of bits in registers 0x09 through 0x0F sets each port's configuration (Tables 1 and 2).

The 36-pin MAX7301AAX has 28 ports, P4 to P31. The 28-pin MAX7301ANI and MAX7301AAI make only 20 ports available—P12 to P31. The eight unused ports should be configured as outputs on power-up by writing 0x55 to registers 0x09 and 0x0A. If this is not done, the eight unused ports remain as floating inputs and quiescent supply current rises, although there is no damage to the part.

Register Control of I/O Ports Across Multiple Drivers

The MAX7301 offers 20 or 28 I/O ports, depending on package choice.

Two addressing methods are available. Any single port (bit) can be written (set/cleared) at once; or, any sequence of eight ports can be written (set/cleared) in any combination at once. There are no boundaries; it is equally acceptable to write P0 through P7, P1 through P8, or P31 through P38 (P32 through P38 are nonexistent, so the instructions to these bits are ignored).

Shutdown

When the MAX7301 is in shutdown mode, all ports are forced to inputs, and the pullup current sources are turned off. Data in the port and control registers remain unaltered so port configuration and output levels are restored when the MAX7301 is taken out of shutdown. The display driver can still be programmed while in shutdown mode. For minimum supply current in shutdown mode, logic inputs should be at GND or V+ potential. Shutdown mode is exited by setting the S bit in the configuration register (Table 6).

Table 1. Port Configuration Map

REGISTER	ADDRESS		4								
nedisten	CODE (HEX)	D7	D6	D5	D4	D3	D2	D1 [
Port Configuration for P7, P6, P5, P4	0x09	P7		F	P6		P5		94		
Port Configuration for P11, P10, P9, P8	0x0A	P11		P10		P9		P10 P9		P8	
Port Configuration for P15, P14, P13, P12	0x0B	P1	P15		P14		13	P12			
Port Configuration for P19, P18, P17, P16	0x0C	P1	19	P18		P18 P17		P16			
Port Configuration for P23, P22, P21, P20	0x0D	P2	P23		P22		21	1 P20			
Port Configuration for P27, P26, P25, P24	0x0E	P27		P26		P26 P25		P:	24		
Port Configuration for P31, P30, P29, P28	0x0F	P3	P31		P31 P30		P29		P:	28	

Table 2. Port Configuration Matrix

MODE	FUNCTION	PORT REGISTER	PIN BEHAVIOR	ADDRESS CODE (HEX)	CONFIG	ORT URATION PAIR
					UPPER	LOWER
	DO N	DO NOT USE THIS SETTING		0x09 to 0x0F	0	0
Output	GPIO Output	Written Low	Active-low logic output	0x09 to 0x0F	0	1
Output	GFIO Output	Written High	Active-high logic output	0x09 to 0x0F	U	Į.
Input	GPIO Input Without Pullup	Reading Port	Schmitt logic input	0x09 to 0x0F	1	0
Input	GPIO Input with Pullup	Reading Port	Schmitt logic input with pullup	0x09 to 0x0F	1	1

Serial Interface

The MAX7301 communicates through an SPI-compatible 4-wire serial interface. The interface has three inputs, Clock (SCLK), Chip Select (\overline{CS}), and Data In (DIN), and one output, Data Out (DOUT). \overline{CS} must be low to clock data into or out of the device, and DIN must be stable when sampled on the rising edge of SCLK. DOUT provides a copy of the bit that was input 15.5 clocks earlier, or upon a query it outputs internal register data, and is stable on the rising edge of SCLK. Note that the SPI protocol expects DOUT to be high impedance when the MAX7301 is not being accessed; DOUT on the MAX7301 is never high impedance.

SCLK and DIN may be used to transmit data to other peripherals, so the MAX7301 ignores all activity on SCLK and DIN except between the fall and subsequent rise of $\overline{\text{CS}}$.

Control and Operation Using the _____4-Wire Interface

Controlling the MAX7301 requires sending a 16-bit word. The first byte, D15 through D8, is the command address (Table 3), and the second byte, D7 through D0, is the data byte (Table 4 through Table 8).

Connecting Multiple MAX7301s to the 4-Wire Bus

Multiple MAX7301s may be daisy-chained by connecting the DOUT of one device to the DIN of the next, and driving SCLK and $\overline{\text{CS}}$ lines in parallel (Figure 3). Data at DIN propagates through the internal shift registers and appears at DOUT 15.5 clock cycles later, clocked out on the falling edge of SCLK. When sending commands to multiple MAX7301s, all devices are accessed at the same time. An access requires (16 \times n) clock cycles, where n is the number of MAX7301s connected together. To update just one device in a daisy-chain, the user can send the No-Op command (0x00) to the others.

Writing Device Registers

The MAX7301 contains a 16-bit shift register into which DIN data are clocked on the rising edge of SCLK, when \overline{CS} is low. When \overline{CS} is high, transitions on SCLK have no effect. When \overline{CS} goes high, the 16 bits in the Shift register are parallel loaded into a 16-bit latch. The 16 bits in the latch are then decoded and executed.




Figure 1. MAX7301 Functional Diagram

The MAX7301 is written to using the following sequence:

- 1) Take SCLK low.
- 2) Take $\overline{\text{CS}}$ low. This enables the internal 16-bit shift register.
- 3) Clock 16 bits of data into DIN—D15 first, D0 last—observing the setup and hold times (bit D15 is low, indicating a write command).
- 4) Take $\overline{\text{CS}}$ high (either while SCLK is still high after clocking in the last data bit, or after taking SCLK low).
- 5) Take SCLK low (if not already low).

Figure 4 shows a write operation when 16 bits are transmitted.

It is acceptable to clock more than 16 bits into the MAX7301 between taking $\overline{\text{CS}}$ low and taking $\overline{\text{CS}}$ high again. In this case, only the last 16 bits clocked into the MAX7301 are retained.

Reading Device Registers

Any register data within the MAX7301 may be read by sending a logic high to bit D15. The sequence is:

- 1) Take SCLK low.
- 2) Take $\overline{\text{CS}}$ low (this enables the internal 16-bit Shift register).
- Clock 16 bits of data into DIN—D15 first to D0 last. D15 is high, indicating a read command and bits D14 through D8 containing the address of the register to be read. Bits D7–D0 contain dummy data, which is discarded.
- 4) Take $\overline{\text{CS}}$ high (while SCLK is still high after clocking in the last data bit), positions D7 through D0 in the Shift register are now loaded with the register data addressed by bits D1 through D8.
- 5) Take SCLK low.
- 6) Issue another read or write command (which can be a No-Op), and examine the bit stream at DOUT; the second 8 bits are the contents of the register addressed by bits D1 through D8 in step 3.




Figure 2. 4-Wire Interface

Initial Power-Up

On initial power-up, all control registers are reset, and the MAX7301 enters shutdown mode (Table 4).

Transition (Port Data Change) Detection

Port transition detection allows seven maskable ports P24 through P30 to be continuously monitored for changes in their logic status (Figure 5). Enable transition detection by setting the M bit in the configuration register (Table 7) after setting the mask register. If port 31 is configured as an output (Tables 1 and 2), then P31 automatically becomes an interrupt request (IRQ) output to flag detected transitions. Port 31 can be configured and used as a general-purpose input port instead if not required as the IRQ output.

The mask register determines which of the seven ports P24 through P30 are monitored (Table 8). Set the appropriate mask bit to enable that port for transition detect. Clear the mask bit if transitions on that port are to be ignored by the transition detection logic. Ports are monitored regardless of their I/O configuration, both input and output.

The MAX7301 maintains an internal 7-bit snapshot register to hold the comparison copy of the logic states of ports P24 through P30. The snapshot register is updated with the condition of P24 through P31 whenever the configuration register is written with the M bit set. The

update action occurs regardless of the previous state of the M bit so that it is not necessary to clear the M bit and then set it again to update the snapshot register.

When the data change detection bit is set, the MAX7301 continuously compares the snapshot register against the changing states of P24 through P31. When a difference occurs, the IRQ port P31 goes high if it is configured as an output.

The IRQ output remains set until the mask register is next read or written. The IRQ status maybe read back through the serial interface by externally connecting P31 (IRQ status pin) to any port pin configured as an input.

External Component RISET

The MAX7301 uses an external resistor, R_{ISET}, to set internal biasing. Use a resistor value of $39k\Omega$.

Applications Information

Low-Voltage Operation

The MAX7301 operates down to 2V supply voltage (although the sourcing and sinking currents are not guaranteed), providing that the MAX7301 is powered up initially to at least 2.5V to trigger the device's internal reset, and also that the serial interface is constrained to 10Mbps.




Figure 3. Daisy-Chain Arrangement for Controlling Multiple MAX7301s




Figure 4. Transmission of a16-Bit Write to the MAX7301

Power-Supply Considerations

The MAX7301 operates with power-supply voltages of 2.5V to 5.5V. Bypass the power supply to GND with a 0.047µF capacitor as close to the device as possible. Add a 1µF capacitor if the MAX7301 is far away from the board's input bulk decoupling capacitor.

Chip Information

TRANSISTOR COUNT: 30,316

PROCESS: CMOS

Table 3. Register Address Map

DECLOTED			CO	MMANE	ADDRE	ESS			HEX
REGISTER	D15	D14	D13	D12	D11	D10	D9	D8	CODE
No-Op	R/W	0	0	0	0	0	0	0	0x00
Configuration	R/W	0	0	0	0	1	0	0	0x04
Transition Detect Mask	R/W	0	0	0	0	1	1	0	0x06
Factory Reserved. Do not write to this.	R/W	0	0	0	0	1	1	1	0x07
Port Configuration P7, P6, P5, P4	R/W	0	0	0	1	0	0	1	0x09
Port Configuration P11, P10, P9, P8	R/W	0	0	0	1	0	1	0	0x0A
Port Configuration P15, P14, P13, P12	R/W	0	0	0	1	0	1	1	0x0B
Port Configuration P19, P18, P17, P16	R/W	0	0	0	1	1	0	0	0x0C
Port Configuration P23, P22, P21, P20	R/W	0	0	0	1	1	0	1	0x0D
Port Configuration P27, P26, P25, P24	R/W	0	0	0	1	1	1	0	0x0E
Port Configuration P31, P30, P29, P28	R/W	0	0	0	1	1	1	1	0x0F
Port 0 only (virtual port, no action)	R/W	0	1	0	0	0	0	0	0x20
Port 1 only (virtual port, no action)	R/W	0	1	0	0	0	0	1	0x21
Port 2 only (virtual port, no action)	R/W	0	1	0	0	0	1	0	0x22
Port 3 only (virtual port, no action)	R/W	0	1	0	0	0	1	1	0x23
Port 4 only	R/W	0	1	0	0	1	0	0	0x24
Port 5 only	R/W	0	1	0	0	1	0	1	0x25
Port 6 only	R/W	0	1	0	0	1	1	0	0x26
Port 7 only	R/W	0	1	0	0	1	1	1	0x27
Port 8 only	R/W	0	1	0	1	0	0	0	0x28
Port 9 only	R/W	0	1	0	1	0	0	1	0x29
Port 10 only	R/W	0	1	0	1	0	1	0	0x2A
Port 11 only	R/W	0	1	0	1	0	1	1	0x2B
Port 12 only	R/W	0	1	0	1	1	0	0	0x2C
Port 13 only	R/W	0	1	0	1	1	0	1	0x2D
Port 14 only	R/W	0	1	0	1	1	1	0	0x2E
Port 15 only	R/W	0	1	0	1	1	1	1	0x2F
Port 16 only	R/W	0	1	1	0	0	0	0	0x30
Port 17 only	R/W	0	1	1	0	0	0	1	0x31
Port 18 only	R/W	0	1	1	0	0	1	0	0x32
Port 19 only	R/W	0	1	1	0	0	1	1	0x33
Port 20 only	R/W	0	1	1	0	1	0	0	0x34
Port 21 only	R/W	0	1	1	0	1	0	1	0x35
Port 22 only	R/W	0	1	1	0	1	1	0	0x36
Port 23 only	R/W	0	1	1	0	1	1	1	0x37
Port 24 only	R/W	0	1	1	1	0	0	0	0x38
Port 25 only	R/W	0	1	1	1	0	0	1	0x39

Table 3. Register Address Map (continued)

Port 26 only				СО	MMAND	ADDRE	ESS			HEX
Port 27 only	REGISTER	D15	D14	D13	D12	D11	D10	D9	D8	CODE
Port 28 only Port 29 only Port 30 only Port 30 only Port 30 only Port 30 only Port 31 only Port 32 only Port	Port 26 only	R/W	0	1	1	1	0	1	0	0x3A
Port 29 only R/W 0 1 1 1 1 0 1 0 0 1 1 1 1 0 0 0 1 1 1 1 1 0	Port 27 only	R/W	0	1	1	1	0	1	1	0x3B
Port 30 only R/W 0 1 1 1 1 1 1 1 0 0x Port 31 only R/W 0 1 1 1 1 1 1 1 0 1 0 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1	Port 28 only	R/W	0	1	1	1	1	0	0	0x3C
Port 31 only	Port 29 only	R/W	0	1	1	1	1	0	1	0x3D
4 ports 4–7 (data bits D4–D7) R/W 1 0 1 0 0 0 0 0 1 0 0 0 0 1 0 <t< td=""><td>Port 30 only</td><td>R/W</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0x3E</td></t<>	Port 30 only	R/W	0	1	1	1	1	1	0	0x3E
5 ports 4–8 (data bits D3–D7) R/W 1 0 1 0 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 <t< td=""><td>Port 31 only</td><td>R/W</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0x3F</td></t<>	Port 31 only	R/W	0	1	1	1	1	1	1	0x3F
6 ports 4–9 (data bits D2–D7) R/W 1 0 0 0 1 0 0x 7 ports 4–10 (data bits D1–D7) R/W 1 0 0 0 1 1 0x 8 ports 4–11 R/W 1 0 0 0 1 0 0 0x 8 ports 5–12 R/W 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 1 0 0x 8 0x 8 0x 8 0x 0 0 1 1 0 0x 0	4 ports 4-7 (data bits D4-D7)	R/W	1	0	0	0	0	0	0	0x40
Topots 4-10 (data bits D1-D7)	5 ports 4-8 (data bits D3-D7)	R/W	1	0	0	0	0	0	1	0x41
8 ports 4-11 R/W 1 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0	6 ports 4-9 (data bits D2-D7)	R/W	1	0	0	0	0	1	0	0x42
8 ports 5-12 R/W 1 0 0 0 1 0 1 0 0 0 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	7 ports 4-10 (data bits D1-D7)	R/W	1	0	0	0	0	1	1	0x43
8 ports 6-13 R/W 1 0 0 1 1 0 0x 8 ports 7-14 R/W 1 0 0 1 1 1 0x 8 ports 8-15 R/W 1 0 0 1 0 0 0x 8 ports 9-16 R/W 1 0 0 1 0 0 1 0x 0x 8 ports 10-17 R/W 1 0 0 1 0 0 1 0x 0x<	8 ports 4–11	R/W	1	0	0	0	1	0	0	0x44
8 ports 7-14 R/W 1 0 0 0 1 1 1 0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	8 ports 5–12	R/W	1	0	0	0	1	0	1	0x45
8 ports 8−15 R/W 1 0 0 1 0 0 0 ∞x 8 ports 9−16 R/W 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0	8 ports 6–13	R/W	1	0	0	0	1	1	0	0x46
8 ports 9–16 R/W 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 1 0 0 2 2 8 0 0 1 1 0 0 1 1 0	8 ports 7–14	R/W	1	0	0	0	1	1	1	0x47
8 ports 10–17 R\bar{W} 1 0 0 1 0 1 0 0 2 0 0 1 0 1 0 0 1 0 0 1 0 0 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 0 1 1 0	8 ports 8–15	R/W	1	0	0	1	0	0	0	0x48
8 ports 11–18 R\overline{\text{W}} 1 0 0 1 0 1 1 0 octs 8 ports 12–19 R\overline{\text{W}} 1 0 0 1 1 0	8 ports 9–16	R/W	1	0	0	1	0	0	1	0x49
8 ports 12–19 R\waldsymbol{W} 1 0 0 1 1 0<	8 ports 10–17	R/W	1	0	0	1	0	1	0	0x4A
8 ports 13–20 R/W 1 0 0 1 1 0 1 0 0 1 1 0 0 1 1 0 0 1 1 1 0 0 2 8 9 1 1 1 0 0 0 1 1 1 1 0	8 ports 11–18	R/W	1	0	0	1	0	1	1	0x4B
8 ports 14–21 R/W 1 0 0 1 1 1 0 0x2 8 ports 15–22 R/W 1 0 0 1 1 1 1 0 0x2 8 ports 16–23 R/W 1 0 1 0	8 ports 12–19	R/W	1	0	0	1	1	0	0	0x4C
8 ports 15–22 R/W 1 0 0 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	8 ports 13–20	R/W	1	0	0	1	1	0	1	0x4D
8 ports 16–23 R/W 1 0 1 0 0 0 0 d	8 ports 14-21	R/W	1	0	0	1	1	1	0	0x4E
8 ports 17–24 R/W 1 0 1 0 0 0 1 0xt 8 ports 18–25 R/W 1 0 1 0 0 1 0 0xt 8 ports 19–26 R/W 1 0 1 0 0 1 1 0xt 8 ports 20–27 R/W 1 0 1 0 1 0 0 0xt 0xt 8 ports 21–28 R/W 1 0 1 0 1 0 1 0 1 0xt <	8 ports 15–22	R/W	1	0	0	1	1	1	1	0x4F
8 ports 18–25 R/W 1 0 1 0 0 1 0 0x8 8 ports 19–26 R/W 1 0 1 0 0 1 1 0x8 8 ports 20–27 R/W 1 0 1 0 1 0 0 0x8 8 ports 21–28 R/W 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 0 0x8	8 ports 16–23	R/W	1	0	1	0	0	0	0	0x50
8 ports 19-26 R\waldsymbol{W} 1 0 1 0 0 1 1 0x6 8 ports 20-27 R\waldsymbol{W} 1 0 1 0 1 0 0 0x6 8 ports 21-28 R\waldsymbol{W} 1 0 1 0 1 0 1 0x6 8 ports 22-29 R\waldsymbol{W} 1 0 1 0 1 1 0 0x6 8 ports 23-30 R\waldsymbol{W} 1 0 1 0 1 1 0 0x6 8 ports 24-31 R\waldsymbol{W} 1 0 1 1 0 0 0x6 7 ports 25-31 R\waldsymbol{W} 1 0 1 1 0 0 0x6 5 ports 27-31 R\waldsymbol{W} 1 0 1 1 0 1 1 0 0x6 4 ports 28-31 R\waldsymbol{W} 1 0 1 1 0	8 ports 17–24	R/W	1	0	1	0	0	0	1	0x51
8 ports 20–27 R/W 1 0 1 0 0 0x8 8 ports 21–28 R/W 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 0 0x8	8 ports 18–25	R/W	1	0	1	0	0	1	0	0x52
8 ports 21–28 R/W 1 0 1 0 1 0 1 0x5 8 ports 22–29 R/W 1 0 1 0 1 1 0 0x5 8 ports 23–30 R/W 1 0 1 0 1 1 1 0x5 8 ports 24–31 R/W 1 0 1 1 0 0 0x5 7 ports 25–31 R/W 1 0 1 1 0 0 1 0x5 6 ports 26–31 R/W 1 0 1 1 0 1 0 0x5 5 ports 27–31 R/W 1 0 1 1 0 1 1 0x5 4 ports 28–31 R/W 1 0 1 1 1 0 0x5	8 ports 19–26	R/W	1	0	1	0	0	1	1	0x53
8 ports 22-29 R/W 1 0 1 0 1 0 0x8 8 ports 23-30 R/W 1 0 1 0 1 1 1 0x8 8 ports 24-31 R/W 1 0 1 1 0 0 0x8 7 ports 25-31 R/W 1 0 1 1 0 0 1 0x8 6 ports 26-31 R/W 1 0 1 1 0 1 0 0x8 5 ports 27-31 R/W 1 0 1 1 0 1 1 0x8 4 ports 28-31 R/W 1 0 1 1 1 0 0x8	8 ports 20–27	R/W	1	0	1	0	1	0	0	0x54
8 ports 23–30 R\woldsymbol{W} 1 0 1 1 1 0 x5 8 ports 24–31 R\woldsymbol{W} 1 0 1 1 0 0 0 x5 7 ports 25–31 R\woldsymbol{W} 1 0 1 1 0 0 1 0x5 6 ports 26–31 R\woldsymbol{W} 1 0 1 1 0 1 0 0x5 5 ports 27–31 R\woldsymbol{W} 1 0 1 1 0 1 1 0x5 4 ports 28–31 R\woldsymbol{W} 1 0 1 1 1 0 0x5	8 ports 21–28	R/W	1	0	1	0	1	0	1	0x55
8 ports 24–31 R/W 1 0 1 1 0	8 ports 22–29	R/W	1	0	1	0	1	1	0	0x56
7 ports 25–31 R/W 1 0 1 1 0 0 1 0x5 6 ports 26–31 R/W 1 0 1 1 0 1 0 0x5 5 ports 27–31 R/W 1 0 1 1 0 1 1 0x5 4 ports 28–31 R/W 1 0 1 1 1 0 0x5	8 ports 23–30	R/W	1	0	1	0	1	1	1	0x57
6 ports 26–31 R/W 1 0 1 1 0 1 0 0x5 5 ports 27–31 R/W 1 0 1 1 0 1 1 0x5 4 ports 28–31 R/W 1 0 1 1 1 0 0x5	8 ports 24–31	R/W	1	0	1	1	0	0	0	0x58
5 ports 27–31 R/W 1 0 1 1 0 1 1 0x5 4 ports 28–31 R/W 1 0 1 1 1 0 0x5	7 ports 25–31	R/W	1	0	1	1	0	0	1	0x59
4 ports 28–31 R/W 1 0 1 1 1 0 0 0x5			1	0	1	1	0	1	0	0x5A
	5 ports 27–31	R/W	1	0	1	1	0	1	1	0x5B
 _ 	4 ports 28–31	R/W	1	0	1	1	1	0	0	0x5C
3 ports 29, 30, 31 R/W 1 0 1 1 1 0 1 0x5	3 ports 29, 30, 31	R/W	1	0	1	1	1	0	1	0x5D
		R/W	1	0	1	1	1	1	0	0x5E
	1 port 31 only	R/W	1	0		1	1	1	1	0x5F

Note: Unused bits read as 0.






Figure 5. Maskable GPIO Ports P24 Through P31

Table 4. Power-Up Configuration

REGISTER	POWER-UP CONDITION	ADDRESS			RE	GISTI	R DA	TA		
FUNCTION	POWER-OP CONDITION	CODE (HEX)	D7	D6	D5	D4	D3	D2	D1	D0
Port Register Bits 4 to 31	GPIO Output Low	0x24 to 0x3F	Χ	Х	X	Х	Х	Х	Х	0
Configuration Register	Shutdown Enabled Transition Detection Disabled	0x04	0	0	X	Х	Х	Х	Х	0
Input Mask Register	All Clear (Masked Off)	0x06	Χ	0	0	0	0	0	0	0
Port Configuration	P7, P6, P5, P4: GPIO Inputs Without Pullup	0x09	1	0	1	0	1	0	1	0
Port Configuration	P11, P10, P9, P8: GPIO Inputs Without Pullup	0x0A	1	0	1	0	1	0	1	0
Port Configuration	P15, P14, P13, P12: GPIO Inputs Without Pullup	0x0B	1	0	1	0	1	0	1	0
Port Configuration	P19, P18, P17, P16: GPIO Inputs Without Pullup	0x0C	1	0	1	0	1	0	1	0
Port Configuration	P23, P22, P21, P20: GPIO Inputs Without Pullup	0x0D	1	0	1	0	1	0	1	0
Port Configuration	P27, P26, P25, P24: GPIO Inputs Without Pullup	0x0E	1	0	1	0	1	0	1	0
Port Configuration	P31, P30, P29, P28: GPIO Inputs Without Pullup	0x0F	1	0	1	0	1	0	1	0

X = unused bits; if read, zero results.

Table 5. Configuration Register Format

FUNCTION	ADDRESS CODE				REGISTE	R DATA			
FUNCTION	(HEX)	D7	D6	D5	D4	D3	D2	D1	D0
Configuration Register	0x04	М	0	Χ	Χ	Χ	Х	Χ	S

Table 6. Shutdown Control (S Data Bit D0) Format

FUNCTION	ADDRESS CODE	REGISTER DATA							
	(HEX)	D7	D6	D5	D4	D3	D2	D1	D0
Shutdown	0x04	М	0	Χ	Χ	Χ	Χ	Х	0
Normal Operation	0x04	М	0	Х	Х	Х	Х	Х	1

Table 7. Transition Detection Control (M Data Bit D7) Format


FUNCTION	ADDRESS CODE	REGISTER DATA							
	(HEX)	D7	D6	D5	D4	D3	D2	D1	D0
Disabled	0x04	0	0	Х	Х	Х	Χ	Χ	S
Enabled	0x04	1	0	Х	Х	Х	Χ	Χ	S

Table 8. Transition Detection Mask Register

FUNCTION	REGISTER ADDRESS	READ/ WRITE	REGISTER DATA							
	(HEX)		D7	D6	D5	D4	D3	D2	D1	D0
Mask Register	0x06 Read Write	Read	0	Port 30	Port 29	Port 28	Port 27	Port 26	Port 25	Port 24
		Unchanged	mask	mask	zo mask	mask	mask	mask	mask	


4 ______ /N/XI/N


Pin Configurations



Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)





Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)

	C	OMMON :	DIMENS	[DNS			
PKG	(36L 6×	6	40L 6×6			
SYMBOL	MIN.	N□M.	MAX.	MIN.	N□M.	MAX.	
Α	0.80	0.90	1.00	0.80	0.90	1.00	
A1	0.00	0.01	0.05	0.00	0.01	0.05	
A2	0.00	0.65	0.80	0.00	0.65	0.80	
АЗ		0.20 REF			0.20 REF		
lo	0.18	0.23	0.30	0.18	0.30		
D	5.90	6.00	6.10	5.90	6.00	6.10	
D1	5.75 BSC			5.75 BSC			
E	5.90	6.00	6.10	5.90 6.00		6.10	
E1		5.75 BS0		5.75 BSC			
е		0.50 BS0	2	0.50 BSC			
k	0.25	-	-	0.25	-	-	
L	0.50	0.60	0.75	0.30	0.40	0.50	
N		36		40			
Nd		6		10			
Ne	6			10			
Р	0.24	0.42	0.60	0.24	0.42	0.60	
U	10°	11°	12*	10°	11*	12-	

EXPD:	EXPOSED PAD VARIATIONS									
PKG.		D2		E2						
CODES	MIN.	N□M.	MAX.	MIN.	NDM.	MAX.				
G3666-1	3.55	3.70	3.85	3.55	3.70	3.85				
G4066-1	3.95	4.10	4.25	3.95	4.10	4.25				

NOTES:

- 1. DIE THICKNESS ALLOWABLE IS 0.305mm MAXIMUM (.012 INCHES MAXIMUM).
- 2. DIMENSIONING & TOLERANCES CONFORM TO ASME Y14.5M. 1994.
- N IS THE NUMBER OF TERMINALS.

 Nd IS THE NUMBER OF TERMINALS IN X-DIRECTION & Ne IS THE NUMBER OF TERMINALS IN Y-DIRECTION.
- DIMENSION 6 APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.20 AND 0.25mm FROM TERMINAL TIP.
- S. THE PIN #1 IDENTIFIER MUST BE EXISTED ON THE TOP SURFACE OF THE PACKAGE BY USING INDENTATION MARK OR INK/LASER MARKED. DETAILS OF PIN #1 IDENTIFIER IS OPTIONAL, BUT MUST BE LOCATED WITHIN ZONE INDICATED.
- 6 EXACT SHAPE AND SIZE OF THIS FEATURE IS OPTIONAL.
- 7. ALL DIMENSIONS ARE IN MILLIMETERS.
- 8. PACKAGE WARPAGE MAX 0.05mm.
- APPLIED FOR EXPOSED PAD AND TERMINALS.

 EXCLUDE EMBEDDING PART OF EXPOSED PAD FROM MEASURING.
- 10. MEETS JEDEC MO220.
- 11. THIS PACKAGE OUTLINE APPLIES TO ANVIL SINGULATION (STEPPED SIDES).
- 12. LEADS TO BE COPLANAR 0.08 mm

PRISHIPATION OF THE SENIOR OF

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.