Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Option to factor out "clk" from "spi_flash" on Lattice ECP5 #38

Open
wants to merge 4 commits into
base: master
Choose a base branch
from
Open

Option to factor out "clk" from "spi_flash" on Lattice ECP5 #38

wants to merge 4 commits into from

Commits on Jan 24, 2020

  1. versa_ecp5: Allow replacing SPI flash clock with user clock 

    * A new class `VersaECP5Platform_USRMCLK` appends SPIFlashResources that exclude a clk Subsignal
    @HarryMakes
    HarryMakes committed Jan 24, 2020
    Configuration menu
    Copy the full SHA
    720717b View commit details
    Browse the repository at this point in the history

  2. versa_ecp5: Fix swapped miso/mosi balls under master SPI mode

    @HarryMakes
    HarryMakes committed Jan 24, 2020
    Configuration menu
    Copy the full SHA
    82f8a56 View commit details
    Browse the repository at this point in the history

  3. versa_ecp5: Fix tx_ctl & rx_ctl misspelling on eth_rgmii

    @HarryMakes
    HarryMakes committed Jan 24, 2020
    Configuration menu
    Copy the full SHA
    d51e1d5 View commit details
    Browse the repository at this point in the history

Commits on Apr 23, 2020

  1. versa_ecp5: Detects clk=None for using USRMCLK

    Harry Ho committed Apr 23, 2020
    Configuration menu
    Copy the full SHA
    0af812c View commit details
    Browse the repository at this point in the history