

Thesis Proposal

Sreeram Sadasivam

M.Sc Distributed Software Systems

TU Darmstadt, Germany

sreeram.sadasivam@stud.tu-darmstadt.de

Overview

Concurrency bugs resident in multi-threaded programs with shared memory designs are difficult to find and reproduce. Deterministic multi-threading is one such scheme indicated to resolve the above difficulty. However, to the best of our knowledge, there are so far no techniques that allow to control the schedule of a multi-threaded program on a fine-grained level, i.e, on the level of single memory accesses. But, most of the solutions have been reliant on the run-time systems's load balance engine. Thus, leaving the possibility to perform a verification of the execution program before run-time.

In the proposed design, we have thread scheduler and an verification engine. The verification engine primarily focusses on instrumenting the user code and realizing memory accesses made by various user threads. The set of safe schedules are provided by the verification engine for the given user program. The generated execution pattern is later realized with the thread scheduler, when the user program is executed. The design can be realized by having the thread scheduler as a Loadable Kernel Module. Thus, isolating the scheduler from user land. And also reducing significant execution time overhead.

The design would be benchmarked on various thread conditional scenarios such reader-writer problems, Peterson solution, Lamport solution. These programs enforce the verification of correctness in multi-threaded environment. The evaluation is performed on the overhead exerted by the transition to the LKM module. And also comparing the likes of the rival designs PARROT, CORE-DET. The evaluation is scaled from the use of thread count pertaining to the core count, to the use of scaled up version of thread count overshadowing the core count. Thus, creating a possibility of false sharing situations and various other potential execution overhead conditions.