/
sprinter.cpp
1809 lines (1593 loc) · 57.4 KB
/
sprinter.cpp
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
// license:BSD-3-Clause
// copyright-holders:Andrei I. Holub
/*******************************************************************************************
Sprinter Sp2000 (Peters Plus Ltd)
Hardware:
- CPU Z84C15 (21MHz/3.5MHz)
- RAM 4Mb (64Mb)
- Fast RAM 64Kb
- ROM 256Kb
- Video RAM 256Kb (512Kb)
- FDD controller WD1793
- Support FDD: 3,5" disk (1.44Mb/720Kb) / 5,25" disk (720Kb)
- CMOS DALLAS
- HDD controller IDE/AT
- Keyboard controler 101key/AT
- Mouse controller MS-Mouse
- Slots ISA-8
- Audio out AY-3-8910 (in PLD), Stereo 8 bit (16 bit)
- Video out TV, CGA analog monitor, RGB
- Graphic mode 320x256x256, 640x256x16, Spectrum standard screen
- Text mode 80x32x16
Refs:
https://web.archive.org/web/20030208004427/http://www.petersplus.com/sprinter/
TODO:
- ISA memory slots
- fully untied from Spectrum parent
- better rendering (currently not fully discovered) in Game Configuration
- ? detect loading Configuration by checksum, not by presents in fastram
*******************************************************************************************/
#include "emu.h"
#include "beta_m.h"
#include "spec128.h"
#include "bus/ata/atapicdr.h"
#include "bus/ata/ataintf.h"
#include "bus/ata/hdd.h"
#include "bus/isa/isa.h"
#include "bus/isa/isa_cards.h"
#include "bus/pc_kbd/keyboards.h"
#include "bus/pc_kbd/pc_kbdc.h"
#include "bus/rs232/hlemouse.h"
#include "bus/rs232/rs232.h"
#include "bus/spectrum/zxbus.h"
#include "cpu/z80/z84c015.h"
#include "machine/ds128x.h"
#include "sound/ay8910.h"
#include "sound/dac.h"
#include "speaker.h"
#include "tilemap.h"
#include <algorithm>
#include "sprinter.lh"
#define LOG_IO (1U << 1)
#define LOG_MEM (1U << 2)
#define LOG_ACCEL (1U << 3)
#define LOG_WARN (1U << 4)
#define VERBOSE ( /*LOG_GENERAL | LOG_IO | LOG_MEM | LOG_ACCEL |*/ LOG_WARN )
#include "logmacro.h"
#define LOGIO(...) LOGMASKED(LOG_IO, __VA_ARGS__)
#define LOGMEM(...) LOGMASKED(LOG_MEM, __VA_ARGS__)
#define LOGACCEL(...) LOGMASKED(LOG_ACCEL, __VA_ARGS__)
#define LOGWARN(...) LOGMASKED(LOG_WARN, __VA_ARGS__)
namespace {
class sprinter_state : public spectrum_128_state
{
public:
sprinter_state(const machine_config &mconfig, device_type type, const char *tag)
: spectrum_128_state(mconfig, type, tag)
, m_maincpu(*this, "maincpu")
, m_isa(*this, "isa%u", 0U)
, m_rtc(*this, "rtc")
, m_ata(*this, "ata%u", 1U)
, m_beta(*this, BETA_DISK_TAG)
, m_ay8910(*this, "ay8912")
, m_ldac(*this, "ldac")
, m_rdac(*this, "rdac")
, m_kbd(*this, "kbd")
, m_io_line(*this, "IO_LINE%u", 0U)
, m_io_mouse(*this, "mouse_input%u", 1U)
, m_io_turbo(*this, "TURBO")
, m_palette(*this, "palette")
, m_gfxdecode(*this, "gfxdecode")
, m_vram(*this, "vram", 0x40000, ENDIANNESS_LITTLE)
, m_fastram(*this, "fastram", 0x10000, ENDIANNESS_LITTLE)
, m_bank0_fastram(*this, "bank0_fastram")
, m_bank_view0(*this, "bank_view0")
, m_bank_view3(*this, "bank_view3")
, m_turbo_led(*this, "turbo_led")
{ }
void sprinter(machine_config &config);
INPUT_CHANGED_MEMBER(turbo_changed);
protected:
virtual void machine_start() override;
virtual void machine_reset() override;
virtual void video_start() override;
void map_io(address_map &map);
void map_mem(address_map &map);
void map_fetch(address_map &map);
u8 m1_r(offs_t offset);
void init_taps();
void update_memory();
void update_cpu();
virtual TIMER_CALLBACK_MEMBER(irq_on) override;
virtual TIMER_CALLBACK_MEMBER(irq_off) override;
TIMER_CALLBACK_MEMBER(cbl_tick);
u32 screen_update(screen_device &screen, bitmap_ind16 &bitmap, const rectangle &cliprect);
void screen_update_graph(screen_device &screen, bitmap_ind16 &bitmap, const rectangle &cliprect);
void screen_update_game(screen_device &screen, bitmap_ind16 &bitmap, const rectangle &cliprect);
void draw_tile(u8* mode, bitmap_ind16 &bitmap, const rectangle &cliprect);
void draw_symbol(u8* mode, bitmap_ind16 &bitmap, const rectangle &cliprect, bool flash);
u8* as_mode(u8 a, u8 b);
std::pair<u8, u8> lookback_scroll(u8 a, u8 b);
required_device<z84c015_device> m_maincpu;
required_device_array<isa8_device, 2> m_isa;
private:
enum accel_state : u8
{
OFF = 0, // ld b,b
FILL, // ld c,c
SET_BUFFER, // ld d,d
FILL_VERT, // ld e,e
DOUBLE, // ld h,h
COPY, // ld l,l
OFF_HALT, // halt
COPY_VERT, // ld a,a
MODE_AND = 0xa6, // and (hl)
MODE_XOR = 0xae, // xor (hl)
MODE_OR = 0xb6, // or (hl)
MODE_NOP = 0xbe // cp (hl)
};
static constexpr XTAL X_SP = 42_MHz_XTAL; // TODO X1 after spectrumless
static constexpr u16 SPRINT_WIDTH = 896;
static constexpr u16 SPRINT_BORDER_RIGHT = 48;
static constexpr u16 SPRINT_SCREEN_XSIZE = 640;
static constexpr u16 SPRINT_BORDER_LEFT = 48;
static constexpr u16 SPRINT_XVIS = SPRINT_BORDER_RIGHT + SPRINT_SCREEN_XSIZE + SPRINT_BORDER_LEFT;
static constexpr u16 SPRINT_HEIGHT = 320;
static constexpr u16 SPRINT_BORDER_TOP = 16;
static constexpr u16 SPRINT_SCREEN_YSIZE = 256;
static constexpr u16 SPRINT_BORDER_BOTTOM = 16;
static constexpr u16 SPRINT_YVIS = SPRINT_BORDER_TOP + SPRINT_SCREEN_YSIZE + SPRINT_BORDER_BOTTOM;
static constexpr u16 BANK_RAM_MASK = 1 << 8;
static constexpr u16 BANK_FASTRAM_MASK = 1 << 9;
static constexpr u16 BANK_ISA_MASK = 1 << 10;
static constexpr u16 BANK_WRDISBL_MASK = 1 << 12;
bool acc_ena() const { return BIT(m_all_mode, 0); }
bool cbl_mode() const { return BIT(m_cbl_xx, 7); }
bool cbl_stereo() const { return BIT(m_cbl_xx, 6); }
bool cbl_mode16() const { return BIT(m_cbl_xx, 5); }
bool cbl_int_ena() const { return BIT(m_cbl_xx, 4); }
u8 ram1() const { return m_ram_pages[0xe9 - 0xc0]; }
u8 ram2() const { return m_ram_pages[0xea - 0xc0]; }
u8 dcp_r(offs_t offset);
void dcp_w(offs_t offset, u8 data);
u8 bootstrap_r(offs_t offset);
void bootstrap_w(offs_t offset, u8 data);
u8 ram_r(offs_t offset);
void ram_w(offs_t offset, u8 data);
void vram_w(offs_t offset, u8 data);
void update_int(bool recalculate);
u8 isa_r(offs_t offset);
void isa_w(offs_t offset, u8 data);
void accel_control_r(u8 data);
void accel_r_tap(u16 offset, u8 &data);
void accel_w_tap(u16 offset, u8 &data);
u8 &accel_buffer(u8 idx);
void update_accel_buffer(u8 idx, u8 data);
u8 kbd_fe_r(offs_t offset);
void on_kbd_data(int state);
void do_cpu_wait(bool is_io = false);
required_device<ds12885_device> m_rtc;
required_device_array<ata_interface_device, 2> m_ata;
required_device<beta_disk_device> m_beta;
required_device<ay8910_device> m_ay8910;
required_device<dac_word_interface> m_ldac;
required_device<dac_word_interface> m_rdac;
required_device<pc_kbdc_device> m_kbd;
required_ioport_array<8> m_io_line;
required_ioport_array<3> m_io_mouse;
required_ioport m_io_turbo;
required_device<device_palette_interface> m_palette;
required_device<gfxdecode_device> m_gfxdecode;
tilemap_t *m_tilemap;
memory_region *m_rom;
memory_share_creator<u8> m_vram;
memory_share_creator<u8> m_fastram;
memory_bank_creator m_bank0_fastram;
memory_view m_bank_view0;
memory_view m_bank_view3;
memory_access<16, 0, 0, ENDIANNESS_LITTLE>::specific m_program;
output_finder<> m_turbo_led;
TILE_GET_INFO_MEMBER(get_tile_info);
u8 *m_dcp_location;
u8 m_ram_pages[0x40] = {}; // 0xc0 - 0xff
u16 m_pages[4] = {}; // internal state for faster calculations
bool m_z80_m1;
std::list<std::pair<u16, u16>> m_ints;
u8 m_conf;
bool m_conf_loading;
bool m_starting;
bool m_dos; // 0-on, 1-off
bool m_cash_on;
u8 m_cnf;
bool m_rom_sys;
bool m_ram_sys;
bool m_sys_pg;
bool m_turbo;
bool m_turbo_hard;
bool m_arom16;
u8 m_rom_rg;
u8 m_pn;
u8 m_sc;
u8 m_all_mode;
u8 m_port_y;
u8 m_rgmod;
u8 m_pg3;
u8 m_isa_addr_ext;
std::pair<s8, s8> m_hold;
u8 m_kbd_data_cnt;
bool m_in_out_cmd;
bool m_ata_selected; // 0-primary, 1-secondary
u8 m_ata_data_latch;
// Accelerator
bool m_skip_write;
u8 m_prf_d;
u8 m_acc_cnt;
u8 m_accel_buffer[256] = {};
bool m_alt_acc;
u16 m_aagr;
u8 m_xcnt;
u8 m_xagr;
accel_state m_acc_dir;
accel_state m_fn_acc;
// Covox Blaster
u8 m_cbl_xx;
u16 m_cbl_data[256] = {};
u8 m_cbl_cnt;
u8 m_cbl_wa;
bool m_cbl_wae;
emu_timer *m_cbl_timer = nullptr;
bool m_hold_irq;
};
void sprinter_state::update_memory()
{
const bool pre_rom = m_rom_sys || m_cash_on;
const bool pre_cash = !m_cash_on;
if (!pre_rom && pre_cash)
{
m_pages[0] = (m_rom_rg & 0x0f) ^ (!m_sys_pg << 3);
m_bank_rom[0]->set_entry(m_pages[0]);
m_bank_view0.select(1);
}
else if (pre_rom && !pre_cash)
{
m_pages[0] = BANK_FASTRAM_MASK | (m_rom_rg & 3);
m_bank0_fastram->set_entry(m_pages[0] & 0xff);
m_bank_view0.select(2);
}
else
{
const bool cash_on = 0;
const bool nmi_ena = 1;
const bool sc0 = BIT(m_sc, 0);
const bool sc_lc = !(sc0 && m_ram_sys) && !cash_on;
const u8 spr_ = BIT(m_sc, 1) ? 0 : ((m_dos << 1) | (BIT(m_pn, 4) || !m_dos));
const u8 pg0 = 0x20 // 0xe0
| ((sc0 || !m_ram_sys || cash_on || !nmi_ena) << 3)
| (((m_arom16 && !(sc0 && m_ram_sys)) || (cash_on && nmi_ena)) << 2)
| (((BIT(spr_, 1) && sc_lc) || !m_ram_sys || !nmi_ena) << 1)
| ((BIT(spr_, 0) && sc_lc) || !m_ram_sys || !nmi_ena);
m_pages[0] = BANK_RAM_MASK | m_ram_pages[pg0];
m_bank_ram[0]->set_entry(m_pages[0] & 0xff);
if (sc0 && m_ram_sys)
m_bank_view0.disable();
else
{
m_pages[0] |= BANK_WRDISBL_MASK;
m_bank_view0.select(0);
}
}
m_pages[1] = BANK_RAM_MASK | ram1();
m_bank_ram[1]->set_entry(ram1());
m_pages[2] = BANK_RAM_MASK | ram2();
m_bank_ram[2]->set_entry(ram2());
// 0xd0, 0xf0
m_pg3 = (BIT(~m_pn, 7) << 5) | 0x10 | (((BIT(m_sc, 4) && BIT(~m_cnf, 7)) || (BIT(m_cnf, 7) && BIT(m_pn, 6))) << 3) | (m_pn & 0x07);
m_pages[3] = m_starting ? 0x40 : m_ram_pages[m_pg3];
m_bank_ram[3]->set_entry(m_pages[3] & 0xff);
if (BIT(m_sc, 4) && ((m_pages[3] & 0xf9) == 0xd0))
{
m_pages[3] |= BANK_ISA_MASK;
m_bank_view3.select(0);
}
else
{
m_bank_ram[3]->set_entry(m_pages[3]);
m_bank_view3.disable();
m_pages[3] |= BANK_RAM_MASK;
}
LOGMEM("MEM: %x %x %x %x\n", m_pages[0], m_pages[1], m_pages[2], m_pages[3]);
}
void sprinter_state::update_cpu()
{
m_turbo_led = m_turbo && m_turbo_hard;
m_maincpu->set_clock_scale((m_turbo && m_turbo_hard) ? 6 : 1); // 1 - 21MHz, 0 - 3.5MHz
}
u32 sprinter_state::screen_update(screen_device &screen, bitmap_ind16 &bitmap, const rectangle &cliprect)
{
if (m_conf)
screen_update_game(screen, bitmap, cliprect);
else
screen_update_graph(screen, bitmap, cliprect);
return 0;
}
void sprinter_state::screen_update_graph(screen_device &screen, bitmap_ind16 &bitmap, const rectangle &cliprect)
{
const bool flash = BIT(screen.frame_number(), 4);
for (u16 vpos = cliprect.top(); vpos <= cliprect.bottom();)
{
const u16 b8 = (SPRINT_HEIGHT + vpos - SPRINT_BORDER_TOP - m_hold.second) % SPRINT_HEIGHT;
for (u16 hpos = cliprect.left(); hpos <= cliprect.right();)
{
const u16 a16 = (SPRINT_WIDTH + hpos - SPRINT_BORDER_LEFT - m_hold.first) % SPRINT_WIDTH;
u8* mode = as_mode(a16 >> 4, b8 >> 3);
const rectangle tile {hpos, std::min(cliprect.right(), hpos + 15 - (a16 & 15)), vpos, std::min(cliprect.bottom(), vpos + 7 - (b8 & 7))};
if(BIT(mode[0], 4))
draw_symbol(mode, bitmap, tile, flash);
else
draw_tile(mode, bitmap, tile);
hpos += tile.width();
}
vpos += 8 - (b8 & 7);
}
}
void sprinter_state::draw_tile(u8* mode, bitmap_ind16 &bitmap, const rectangle &cliprect)
{
u16 *pix = &(bitmap.pix(cliprect.top(), cliprect.left()));
const u16 pal = BIT(mode[0], 6, 2) << 8;
u16 x = (BIT(mode[0], 0, 4) << 6) | (BIT(mode[1], 0, 3) << 3);
u8 y = BIT(mode[1], 3, 5) << 3;
const bool lowres = BIT(mode[2], 2);
if (lowres)
{
x += 4 * BIT(mode[2], 0);
y += 4 * BIT(mode[2], 1);
}
for (auto dy = cliprect.top(); dy <= cliprect.bottom(); dy++)
{
for (auto dx = cliprect.left(); dx <= cliprect.right(); dx++)
{
const u8 color = m_vram[(y + ((dy & 7) >> lowres)) * 1024 + x + ((dx & 15) >> (1 + lowres))];
*pix++ = pal + (BIT(mode[0], 5) ? color : ((dx & 1) ? (color & 0x0f) : (color >> 4)));
}
pix += SPRINT_WIDTH - cliprect.width();
}
}
void sprinter_state::draw_symbol(u8* mode, bitmap_ind16 &bitmap, const rectangle &cliprect, bool flash)
{
rectangle partrect = cliprect;
do
{
const bool is_partial = cliprect.right() != partrect.right();
if (is_partial)
{
partrect.setx(partrect.right() + 1, cliprect.right());
mode += 1024;
}
else if (!BIT(mode[0], 5))
{
if (BIT(cliprect.left() - m_hold.first, 3))
mode += 1024;
else
partrect.setx(partrect.left(), std::min(cliprect.right(), cliprect.left() + 7 - ((cliprect.left() - m_hold.first) & 7)));
}
u16 *pix = &(bitmap.pix(partrect.top(), partrect.left()));
u8 attr = 0;
u16 pal = 0x400;
if (~mode[0] & 0xfc) // !blank
{
attr = m_vram[(mode[2] << 10) | (BIT(mode[0], 0, 4) << 6) | (BIT(m_pn, 3) << 5) | 0b11000 | BIT(mode[0], 6, 2)];
if ((BIT(mode[0], 5, 3) == 7) && ((mode[0] & 0x0c) != 0x0c)) // border
pal = 0x400 | ((m_port_fe_data & 0x07) << 3) | (m_port_fe_data & 0x07);
}
for (auto dy = partrect.top(); dy <= partrect.bottom(); dy++)
{
const u8 symb = (~mode[0] & 0xfc) ? m_vram[(mode[1] << 10) | (BIT(mode[0], 0, 4) << 6) | (BIT(m_pn, 3) << 5) | (BIT(mode[0], 6, 2) << 3) | ((dy - m_hold.second) & 7)] : 0;
for (auto dx = partrect.left(); dx <= partrect.right(); dx++)
{
if (BIT(mode[0], 5, 3) != 7)
{
const u8 bit = 1 << (7 - (((dx - m_hold.first) >> BIT(mode[0], 5)) & 7));
pal = attr + 0x400 + 0x100 * bool(symb & bit) + 0x200 * flash;
}
*pix++ = pal;
}
pix += SPRINT_WIDTH - partrect.width();
}
} while (cliprect.right() != partrect.right());
}
// Game Config - used in Thunder in the Deep
void sprinter_state::screen_update_game(screen_device &screen, bitmap_ind16 &bitmap, const rectangle &cliprect)
{
for (u16 vpos = cliprect.top(); vpos <= cliprect.bottom(); vpos++)
{
const u8 b = ((SPRINT_HEIGHT + vpos - SPRINT_BORDER_TOP - m_hold.second) % SPRINT_HEIGHT) >> 3;
const u8 a = ((SPRINT_WIDTH + cliprect.left() - SPRINT_BORDER_LEFT - m_hold.first) % SPRINT_WIDTH) >> 4;
std::pair<u8, u8> scroll = lookback_scroll(a, b);
u8* mode = nullptr;
u16 pal, x;
u8 y;
u16 *pix = &(bitmap.pix(vpos, cliprect.left()));
for (u16 hpos = cliprect.left(); hpos <= cliprect.right(); hpos++)
{
u16 a16 = (SPRINT_WIDTH + hpos + (scroll.first << 1) - SPRINT_BORDER_LEFT - m_hold.first) % SPRINT_WIDTH;
if ((mode != nullptr) && BIT(mode[0], 2) && (((a16 - (scroll.first << 1)) & 15) == 0))
{
scroll = {mode[3] & 0x0f, mode[3] >> 4};
a16 = (SPRINT_WIDTH + hpos + (scroll.first << 1) - SPRINT_BORDER_LEFT - m_hold.first) % SPRINT_WIDTH;
}
const u16 b8 = (SPRINT_HEIGHT + vpos + scroll.second - SPRINT_BORDER_TOP - m_hold.second) % SPRINT_HEIGHT;
if (mode == nullptr)
{
mode = as_mode(a16 >> 4, b8 >> 3);
pal = BIT(mode[0], 6, 2) << 8;
x = ((BIT(mode[0], 0, 2) << 8) | mode[1]);
y = mode[2];
}
if ((BIT(mode[0], 5, 3) == 7))
*pix++ = 0x400 | (((mode[0] & 0x0c) == 0x0c) ? 0 : ((m_port_fe_data & 0x07) << 3) | (m_port_fe_data & 0x07));
else
*pix++ = pal + m_vram[(y + (b8 & 7)) * 1024 + x + ((a16 & 15) >> 1)];
if ((a16 & 15) == 15)
{
if (BIT(mode[0], 2))
scroll = {mode[3] & 0x0f, mode[3] >> 4};
mode = nullptr;
}
}
}
}
u8* sprinter_state::as_mode(u8 a, u8 b)
{
const u32 line1 = (1 + a * 2 + 0x80 * (m_rgmod & 1)) * 1024;
const u16 la = 0x300 + b * 4;
return m_vram + line1 + la;
}
std::pair<u8, u8> sprinter_state::lookback_scroll(u8 a, u8 b)
{
for (auto v = b; b; b--, a = 55)
{
for (auto h = a; a; a--)
{
const u8* mode = as_mode(h, v);
if (BIT(mode[0], 2) && (h != a) && (v != b))
return { mode[3] & 0x0f, mode[3] >> 4 };
}
}
return { 0, 0 };
}
u8 sprinter_state::dcp_r(offs_t offset)
{
if (m_starting) m_starting = 0;
if (!machine().side_effects_disabled())
{
do_cpu_wait(true);
if (((offset & 0x7f) == 0x7b))
{
m_cash_on = BIT(offset, 7);
update_memory();
}
}
const u16 dcp_offset = (BIT(m_cnf, 3, 2) << 12) | (0 << 11) | (m_dos << 10) | (1 << 9) | (BIT(offset, 14, 2) << 7) | (BIT(offset, 13) << 4) | (BIT(offset, 7) << 3) | (offset & 0x67);
const u8 dcpp = m_dcp_location[dcp_offset];
u8 data = 0xff;
switch (dcpp)
{
case 0x00: // no port
data = 0xff;
break;
case 0x10:
data = m_beta->status_r();
break;
case 0x11:
data = m_beta->track_r();
break;
case 0x12:
data = m_beta->sector_r();
break;
case 0x13:
data = m_beta->data_r();
break;
case 0x15:
data = m_beta->state_r() & m_io_joy1->read();
break;
case 0x1c:
data = m_rtc->data_r();
break;
case 0x20:
if (!machine().side_effects_disabled() && BIT(~offset, 8))
{
const u16 tmp = m_ata[m_ata_selected]->cs0_r(0);
m_ata_data_latch = tmp >> 8;
data = tmp;
}
else
data = m_ata_data_latch;
break;
case 0x21: case 0x22: case 0x23: case 0x24: case 0x25: case 0x26: case 0x27:
if (BIT(~offset, 8))
data = m_ata[m_ata_selected]->cs0_r(dcpp & 0x07);
break;
case 0x28:
if (BIT(~offset, 8))
data = m_ata[m_ata_selected]->cs1_r(6);
break;
case 0x29:
if (BIT(~offset, 8))
data = m_ata[m_ata_selected]->cs1_r(7);
break;
case 0x40:
data = kbd_fe_r(offset);
break;
case 0x52: // AY8910
data = m_ay8910->data_r();
break;
case 0x58: // Kempston Mouse
switch (offset >> 8)
{
case 0xfa:
data = m_io_mouse[2]->read();
break;
case 0xfb:
data = m_io_mouse[0]->read();
break;
case 0xff:
data = m_io_mouse[1]->read();
break;
default:
data = 0xff;
}
break;
case 0x89:
data = m_cbl_xx;
break;
case 0xc0: case 0xc1: case 0xc2: case 0xc3: case 0xc4: case 0xc5: case 0xc6: case 0xc7:
case 0xc8: case 0xc9: case 0xca: case 0xcb: case 0xcc: case 0xcd: case 0xce: case 0xcf:
case 0xd0: case 0xd1: case 0xd2: case 0xd3: case 0xd4: case 0xd5: case 0xd6: case 0xd7:
case 0xd8: case 0xd9: case 0xda: case 0xdb: case 0xdc: case 0xdd: case 0xde: case 0xdf:
case 0xe0: case 0xe1: case 0xe2: case 0xe3: case 0xe4: case 0xe5: case 0xe6: case 0xe7:
case 0xe8: case 0xe9: case 0xea: case 0xeb: case 0xec: case 0xed: case 0xee: case 0xef:
data = m_ram_pages[dcpp - 0xc0];
break;
case 0xf0: case 0xf1: case 0xf2: case 0xf3: case 0xf4: case 0xf5: case 0xf6: case 0xf7:
case 0xf8: case 0xf9: case 0xfa: case 0xfb: case 0xfc: case 0xfd: case 0xfe: case 0xff:
data = m_ram_pages[m_pg3];
break;
default:
LOGIO("IOr: %02X / %X > %x\n", dcpp, offset, data);
break;
}
return data;
}
void sprinter_state::dcp_w(offs_t offset, u8 data)
{
if (m_starting)
return;
do_cpu_wait(true);
if ((offset & 0xbf) == 0x3c)
{
m_rom_sys = BIT(~offset, 6);
if (BIT(~data, 1))
m_sys_pg = BIT(m_rom_rg, 4) || BIT(data, 0);
update_memory();
}
if (!m_rom_sys && ((offset & 0xff) == 0x5c))
{
m_rom_rg = data;
m_sys_pg |= BIT(m_rom_rg, 4);
update_memory();
}
const u16 dcp_offset = (BIT(m_cnf, 3, 2) << 12) | (0 << 11) | (m_dos << 10) | (0 << 9) | (BIT(offset, 14, 2) << 7) | (BIT(offset, 13) << 4) | (BIT(offset, 7) << 3) | (offset & 0x67);
const u8 dcpp = m_dcp_location[dcp_offset];
if ((dcpp >= 0xc0) && (dcpp < 0xf0))
m_ram_pages[dcpp - 0xc0] = data;
switch (dcpp)
{
case 0x10:
m_beta->command_w(data);
break;
case 0x11:
m_beta->track_w(data);
break;
case 0x12:
m_beta->sector_w(data);
break;
case 0x13:
m_beta->data_w(data);
break;
case 0x14:
m_beta->param_w(data);
break;
case 0x16:
if (data & 2)
m_beta->disable();
else
m_beta->enable();
break;
case 0x1b:
if (data & 0x80)
; // RESET
if (data & 0x40)
; // AEN
m_isa_addr_ext = data & 0x3f;
break;
case 0x1d:
m_rtc->address_w(data);
break;
case 0x1e:
m_rtc->data_w(data);
break;
case 0x20:
if (BIT(offset, 8))
m_ata[m_ata_selected]->cs0_w(0, (data << 8) | m_ata_data_latch);
else
m_ata_data_latch = data;
break;
case 0x21: case 0x22: case 0x23: case 0x24: case 0x25: case 0x26: case 0x27:
if (BIT(offset, 8))
m_ata[m_ata_selected]->cs0_w(dcpp & 0x07, data);
break;
case 0x28:
if (BIT(offset, 8))
m_ata[m_ata_selected]->cs1_w(6, data);
break;
case 0x2a: // HDD1 - secondary
m_ata_selected = 1;
break;
case 0x2b: // HDD2 - primary
m_ata_selected = 0;
break;
case 0x2e:
if (m_conf)
machine().schedule_hard_reset();
else
{
m_conf_loading = 1;
machine().schedule_soft_reset();
}
break;
case 0x88:
if (cbl_mode())
m_cbl_data[m_cbl_wa++] = data << 8;
else
{
m_ldac->write(data << 8);
m_rdac->write(data << 8);
}
break;
case 0x89:
{
m_cbl_xx = data;
m_cbl_cnt = 0;
m_cbl_wa = 0;
m_cbl_wae = cbl_mode16();
const u8 divs[16] = {13, 9, 0, 0, 0, 0, 0, 0, 27, 19, 13, 9, 6, 4, 3, 1};
const attotime rate = (cbl_mode() && divs[m_cbl_xx & 15]) ? attotime::from_ticks(divs[m_cbl_xx & 15] + 1, X_SP / 192) : attotime::never;
m_cbl_timer->adjust(rate, 0, rate);
break;
}
case 0x8f: // rom & fastram page
m_rom_rg = data;
m_sys_pg = BIT(m_rom_rg, 4) || BIT(data, 0);
update_memory();
break;
case 0x90: // AY8910
m_ay8910->address_w(data);
break;
case 0x91:
m_ay8910->data_w(data);
break;
case 0xc0: // 1FFD
case 0xc8:
m_sc = data;
if (BIT(m_cnf, 6)) m_sc = 0; // CNF_SC_RESET
update_memory();
break;
case 0xc1: // 7FFD
case 0xc9:
m_pn = data;
if (BIT(m_cnf, 5)) m_pn &= 0xc0; // CNF_PN[5..0]_RESET
if (BIT(~m_cnf, 7)) m_pn &= 0x1f; // CNF_PN[7..6]_RESET
update_memory();
break;
case 0xc2:
m_screen->update_now();
spectrum_ula_w(offset, data);
break;
case 0xc3:
m_all_mode = data;
break;
case 0xcb:
m_hold = {(7 - (data & 0x0f)) * 2, 7 - (data >> 4)};
break;
case 0xc4:
case 0xcc:
m_port_y = data;
break;
case 0xc5:
case 0xcd:
m_screen->update_now();
m_rgmod = data;
update_int(true);
break;
case 0xc6: // CNF/SYS
case 0xce:
m_ram_sys = BIT(~offset, 6);
if (BIT(data, 1))
{
m_turbo = BIT(data, 0);
update_cpu();
}
else
m_arom16 = BIT(data, 0);
if (BIT(data, 2))
{
m_cnf = data;
if (BIT(m_cnf, 5)) m_pn &= 0xc0; // CNF_PN[5..0]_RESET
if (BIT(m_cnf, 6)) m_sc = 0; // CNF_SC_RESET
if (BIT(~m_cnf, 7)) m_pn &= 0x1f; // CNF_PN[7..6]_RESET
}
update_memory();
break;
case 0xc7:
case 0xcf:
m_alt_acc = 1;
m_aagr = (offset & 0x300) | data;
m_xcnt = BIT(offset, 10, 6);
m_xagr = 0;
break;
case 0xd0: case 0xd1: case 0xd2: case 0xd3: case 0xd4: case 0xd5: case 0xd6: case 0xd7:
case 0xd8: case 0xd9: case 0xda: case 0xdb: case 0xdc: case 0xdd: case 0xde: case 0xdf:
case 0xe0: case 0xe1: case 0xe2: case 0xe3: case 0xe4: case 0xe5: case 0xe6: case 0xe7:
case 0xe8: case 0xe9: case 0xea: case 0xeb: case 0xec: case 0xed: case 0xee: case 0xef:
update_memory();
break;
case 0xf0: case 0xf1: case 0xf2: case 0xf3: case 0xf4: case 0xf5: case 0xf6: case 0xf7:
case 0xf8: case 0xf9: case 0xfa: case 0xfb: case 0xfc: case 0xfd: case 0xfe: case 0xff:
m_ram_pages[m_pg3] = data;
update_memory();
break;
// no port
case 0x00:
break;
default:
LOGIO("IOw: %02X / %X < %x\n", dcpp, offset, data);
break;
}
}
void sprinter_state::accel_control_r(u8 data)
{
const bool is_prefix = (data == 0xcb) || (data == 0xdd) || (data == 0xed) || (data == 0xfd);
if (acc_ena() && !is_prefix && !m_prf_d) // neither prefix nor prefixed
{
if ((((data & 0x1b) == 0x00) || ((data & 0x1b) == 0x09) || ((data & 0x1b) == 0x12) || ((data & 0x1b) == 0x1b))
&& (((data & 0xe4) == 0x40) || ((data & 0xe4) == 0x64)))
{
m_acc_dir = ((data & 7) == OFF_HALT) ? OFF : static_cast<accel_state>(data & 7);
m_fn_acc = MODE_NOP;
}
else {
const accel_state state_candidate = static_cast<accel_state>(data);
switch(state_candidate)
{
case MODE_AND:
case MODE_XOR:
case MODE_OR:
m_fn_acc = state_candidate;
break;
default:
break;
}
}
}
m_prf_d = is_prefix;
}
void sprinter_state::accel_r_tap(u16 offset, u8 &data)
{
const std::string_view m{(m_fn_acc == MODE_AND) ? "&" : (m_fn_acc == MODE_OR) ? "|" : (m_fn_acc == MODE_XOR) ? "^" : ""};
if (m_acc_dir == SET_BUFFER)
{
m_acc_cnt = data;
LOGACCEL("Accel buffer: %d\n", m_acc_cnt);
}
else if (m_pages[offset >> 14] & BANK_RAM_MASK) // block ops RAM only
{
const u16 acc_cnt = m_acc_cnt ? m_acc_cnt : 256;
if (m_acc_dir == COPY)
{
LOGACCEL("Accel rCOPY: %s%02x\n", m, offset);
for (auto i = 0; i < acc_cnt; i++)
{
if (i && !machine().side_effects_disabled())
do_cpu_wait();
const u16 addr = offset + i;
data = (m_pages[addr >> 14] & BANK_RAM_MASK) ? ram_r(addr) : 0xff;
update_accel_buffer(i, data);
}
}
else if (m_acc_dir == COPY_VERT)
{
LOGACCEL("Accel rCOPY_GR: %s%02x (%x)\n", m, offset, m_port_y);
for (auto i = 0; i < acc_cnt; i++)
{
if (i && !machine().side_effects_disabled())
do_cpu_wait();
data = ram_r(offset);
update_accel_buffer(i, data);
m_port_y++;
}
}
else if (m_acc_dir == FILL_VERT)
m_port_y += acc_cnt;
}
}
void sprinter_state::accel_w_tap(u16 offset, u8 &data)
{
if (m_acc_dir == SET_BUFFER)
{
m_acc_cnt = data;
LOGACCEL("Accel buffer: %d\n", m_acc_cnt);
}
else if (m_pages[BIT(offset, 14, 2)] & BANK_RAM_MASK) // block ops RAM only
{
const u16 acc_cnt = m_acc_cnt ? m_acc_cnt : 256;
if (m_acc_dir == FILL)
{
LOGACCEL("Accel wFILL: %02x\n", offset);
for (auto i = 0; i < acc_cnt; i++)
{
const u16 addr = offset + i;
if ((m_pages[addr >> 14] & BANK_RAM_MASK) && (~m_pages[addr >> 14] & BANK_WRDISBL_MASK))
ram_w(addr, data);
}
}
else if (m_acc_dir == FILL_VERT)
{
LOGACCEL("Accel wFILL_VERT: %02x (%x)\n", offset, m_port_y);
for (auto i = 0; i < acc_cnt; i++)
{
ram_w(offset, data);
m_port_y++;
}
}
else if (m_acc_dir == DOUBLE)
{
ram_w(offset, data);
ram_w(offset ^ 1, data);
}
else if (m_acc_dir == COPY)
{
LOGACCEL("Accel wCOPY: %02x\n", offset);
for (auto i = 0; i < acc_cnt; i++)
{
const u16 addr = offset + i;
if ((m_pages[addr >> 14] & BANK_RAM_MASK) && (~m_pages[addr >> 14] & BANK_WRDISBL_MASK))
{
data = accel_buffer(i);
ram_w(addr, data);
}
}
}
else if (m_acc_dir == COPY_VERT)
{
LOGACCEL("Accel wCOPY_VERT: %02x (%x)\n", offset, m_port_y);
for (auto i = 0; i < acc_cnt; i++)
{
data = accel_buffer(i);
ram_w(offset, data);
m_port_y++;
}
}
else
return;
m_skip_write = true;
}
}
u8 &sprinter_state::accel_buffer(u8 idx)
{
u8 ram_adr = m_acc_cnt - idx;
if (m_alt_acc)
{
ram_adr = m_xcnt;
const u16 xcnt_agr = ((m_xcnt << 8) | m_xagr) + m_aagr;
m_xcnt = xcnt_agr >> 8;