-
Notifications
You must be signed in to change notification settings - Fork 0
/
SpiRAM.cpp
219 lines (184 loc) · 4.84 KB
/
SpiRAM.cpp
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
/*
* SpiRAM.cpp - Library for driving a 23k256 SPI attached SRAM chip
*
* Phil Stewart, 18/10/2009
*
* Copyright (c) 2009, Phil Stewart
* All rights reserved.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions are
* met:
*
* * Redistributions of source code must retain the above copyright notice,
* this list of conditions and the following disclaimer.
*
* * Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
*
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS
* IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
* THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
* PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR
* CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
* EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
* PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
* PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF
* LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
* NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
* SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*
*/
/*
* Updated to Arduino 1.0.5 and newer version of SPI
* "2010 by Cristian Maglie"
* by Fred Jan Kraan, fjkraan@xs4all.nl, 2014-02-28
*/
#include <SPI.h>
#include <SpiRAM.h>
#include <Configuration.h>
// Constructor
SpiRAM::SpiRAM(byte clockDiv, byte ssPin, addressLengthEnum len)
{
switch(len) {
case l24bit:
this->addressLength = l24bit;
break;
case l16bit:
default:
this->addressLength = l16bit;
break;
}
SPI.begin();
// Ensure the RAM chip is disabled in the first instance
disable();
// Set the spi mode using the requested clock speed
// SPI.mode(clock);
//4 is the usual one.
SPI.setClockDivider(USE_SPI_CLOCK_DIV);
//SPI.setClockDivider(SPI_CLOCK_DIV2);
_ssPin = ssPin;
pinMode(_ssPin, OUTPUT);
pinMode(SS, OUTPUT);
// Set the RAM operarion mode flag according to the chip default
_current_mode = RAM_BYTE_MODE;
}
// Enable and disable helper functions
void SpiRAM::enable()
{
digitalWrite(_ssPin, LOW);
}
void SpiRAM::disable()
{
digitalWrite(_ssPin, HIGH);
}
// Byte transfer functions
char SpiRAM::read_byte(uint32_t address)
{
char read_byte;
// Set byte mode
_set_mode(RAM_BYTE_MODE);
// Write address, read data
enable();
SPI.transfer(RAM_READ);
setAddress(address);
read_byte = SPI.transfer(0xFF);
disable();
return read_byte;
}
char SpiRAM::write_byte(uint32_t address, char data_byte)
{
// Set byte mode
_set_mode(RAM_BYTE_MODE);
// Write address, read data
enable();
SPI.transfer(RAM_WRITE);
setAddress(address);
SPI.transfer(data_byte);
disable();
return data_byte;
}
// Page transfer functions. Bound to current page. Passing the boundary
// will wrap to the beginning
void SpiRAM::read_page(uint32_t address, char *buffer)
{
int i;
// Set byte mode
_set_mode(RAM_PAGE_MODE);
// Write address, read data
enable();
SPI.transfer(RAM_READ);
setAddress(address);
for (i = 0; i < 32; i++) {
buffer[i] = SPI.transfer(0xFF);
}
disable();
}
void SpiRAM::write_page(uint32_t address, char *buffer)
{
int i;
// Set byte mode
_set_mode(RAM_PAGE_MODE);
// Write address, read data
enable();
SPI.transfer(RAM_WRITE);
setAddress(address);
for (i = 0; i < 32; i++) {
SPI.transfer(buffer[i]);
}
disable();
}
// Stream transfer functions. Ignores page boundaries.
void SpiRAM::read_stream(uint32_t address, char *buffer, uint32_t length)
{
uint32_t i;
// Set byte mode
_set_mode(RAM_STREAM_MODE);
// Write address, read data
enable();
SPI.transfer(RAM_READ);
setAddress(address);
for (i = 0; i < length; i++) {
buffer[i] = SPI.transfer(0xFF);
}
disable();
}
void SpiRAM::write_stream(uint32_t address, char *buffer, uint32_t length)
{
uint32_t i;
// Set byte mode
_set_mode(RAM_STREAM_MODE);
// Write address, read data
enable();
SPI.transfer(RAM_WRITE);
setAddress(address);
for (i = 0; i < length; i++) {
SPI.transfer(buffer[i]);
}
disable();
}
// Mode handling
void SpiRAM::_set_mode(char mode)
{
if (mode != _current_mode)
{
enable();
SPI.transfer(RAM_WRSR);
SPI.transfer(mode);
disable();
_current_mode = mode;
}
}
void SpiRAM::setAddress(uint32_t address) {
switch(addressLength) {
case l24bit:
SPI.transfer((char)(address >> 16));
case l16bit:
default:
SPI.transfer((char)(address >> 8));
SPI.transfer((char)address);
}
}
// Preinstantiate SpiRAM object;
//SpiRAM SpiRam = SpiRAM(RAMCLK1M, 10);