manasir66 / verilog Public

Notifications You must be signed in to change notification settings
Fork 0
Star 1

Radix4 8 bit Multiplier using 16bit CLA Adder

1 star 0 forks Branches Tags Activity

Notifications

Name		Name	Last commit message	Last commit date
Latest commit History 5 Commits
Booth8b.v		Booth8b.v
README.md		README.md
cla16.v		cla16.v
cla8.v		cla8.v
test_bench.v		test_bench.v

Repository files navigation

Radix 4 Multiplier

Radix4 8 bit Multiplier using 16bit CLA Adder

Coded by : Yuki and compiled using other existing code to fine tune

About

Radix4 8 bit Multiplier using 16bit CLA Adder

Report repository

Releases

No releases published

Packages

No packages published

Languages

Verilog 100.0%