Skip to content
View mankelly's full-sized avatar
🎯
Focusing
🎯
Focusing
2 followers · 1 following
Block or Report

Block or report mankelly

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
mankelly/README.md
  • 👋 Hello! I’m @mankelly.
  • 👀 I’m interested in Embedded System Design using Verilog/SystemVerilog and Embedded System Software development.
  • 🌱 I’m currently learning CPU design and VHDL to expand my HDL library.
  • 💞️ I’m looking to collaborate on Embedded Systems projects.
  • 📫 How to reach me? Contact me on LinkedIn!

Pinned

  1. VHDLProjects VHDLProjects Public

    All projects that utilize VHDL.

    VHDL 1

  2. VerilogProjects VerilogProjects Public

    All projects that utilize the Verilog & SystemVerilog HDL's.

    SystemVerilog 3 1

  3. ArduinoQuickStart ArduinoQuickStart Public

    C++ 1

  4. ExcelMacros ExcelMacros Public

    VBA

  5. schoolProjects schoolProjects Public

    School projects involving C++

    C++

  6. mankelly.github.io mankelly.github.io Public

    HTML