中科大《计算机组成原理》课程实验参考代码
使用本项目需要安装 iverilog 和 make
输入 make 自动编译并运行
输入 make clean 删除生成的可执行文件，还原到初始状态
testbench 文件名均为 tb.v
This repository has been archived by the owner on May 20, 2024. It is now read-only.
forked from volltin/cod-labs
-
Notifications
You must be signed in to change notification settings - Fork 0
mark14wu/cod-labs
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
Collections of my COD(Computer Organization and Design) lab code
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published
Languages
- Verilog 87.7%
- Python 7.3%
- C++ 2.5%
- Makefile 2.5%