

SmartSenstm

SC1035 Design and Application

V1.5

2014.11.05



SC1035 Datasheet

table of Contents

vei	rsion H	Istory
1	Produ	ıct Package basic information
_		Product Information Pin
	1.1	Product Information.Pm4
	1.2	Product feet Bitmap6
	1.3	Typical application circuit.products7
	1.4	Notes module layout design
	1.4.1	When designing modular power solutions.Considerations 7
	1.4.2	Peripheral Application.Notes
	1.5	Package Dimensions.Figure8
	1.6	The imaging direction9
2	Basic	configuration register
	2.1	Device Address
	2.2	The basic configuration of normal working hours 11
	2.3	PLLConfiguration.instructions
	2.4	RNCandBLC
3	AEC /	AGC Configuration instructions

Version History

version	And a description of the content	Owner / date
1.0	initial version.	Bill,20140829
1.1	1Update the tableThe register \$3416The instructions. its RNCValue	Bill,20140922
	{0x3415 [6: 4],0x3416}.	
	2Update the tablin0x3301,0x3304and0x3631Three registers	
	Configuration.	
	3Update the table 2-3And Table 2-4inTIMING_VOFFSand	
	TIMING_HOFFSTwo registers.	
	4Delete the table2-3And Table2-4All address bits 50The beginning of the	register,
	Register comprising WINDOW_MAN_EN,AVG_X_START,	
	AVG_Y_START, AVG_X_WIDTH, AVG_Y_HEIGHT.	
	5Deleted table2-2The pair{3212,3213}Configuration.	
	6Deleted table 2-2The pair{3206,3207}Configuration, and added to2the ta	able
	And Table2-4in.	
	7Update 2.3sectionPLLinstruction of.	
	8In Table 2-3And Table2-4Added 1280X960 @ 25fpsas well as	
	1280X960 @ 30fpsRegister configuration.	
1.2	1,Update table2-5inPLLConfiguration register descriptions.	Bill,20140927
	2, In Table2-3And Table2-4The increased output in each configur ation c	onditions
	clock frequency.	
	3,table2-2in\$ 3631Configuration values from \$.he Tire\$g 18 ter	
	4,in2.4Section increase BLCandRNC targetDescription With values.	
	5In Table2-6Added RNCTarget description.	
1.3	1Update the tableThe pairAECinstruction of.	Bill,20140929
	2, Updated FiguraThe clerical error, thefile"To" final. "	

	3Modifying the BIChe note, the "± 0.1mm"The bias is changed to "±	
	0.05mm. "	
1.4	1In Table2-2, The\$ 3304Settings from \$ 56To\$ A0.	Bill,20141009
	2In Table2-2Added {3907,3908}Register configuration.	
1.5	1, In Table2-2Added 3e0fRegister configuration.	Bill,20141105
	2,Change Table 2-3And Table 2-4inTIMING_HOFFSversus	
	TIMING_VOFFSConfiguration (only for 1280x960Output).	

1 Product Package basic information

SC1035Provide size 11.43mmX11.43mmofPLCC48Package.

1.1 Product Information Pin


 $table 1-1 Listed \quad SC1035 Signal\ description\ and\ the\ corresponding\ pin\ number.$

table1-1 Signal Description


N	umbering	Signal names	Pin Type	description
1	SVI	OD .	power supply	3.3VPixel signal acquisition module power su
2	DG	ND	Ground	Digitally
3	DV	DD	power supply	1.5VDigital Power
4	DV	DD	power supply	1.5VDigital Power
5	DG	ND	Ground	Digitally
6	DG	ND	Ground	Digitally
7	DO	VDD	power supply	1.8V / 3.3V IOpower supply
8	DOVDD power supply 1.8V / 3.3V IOpower sup		1.8V / 3.3V IOpower supply	
9	SCI		enter	I2CInterface input clock line
10	DG	ND	Ground	Digitally
11	OSC		enter	System clock input
12	PIX	CLK	Export	Pixel clock output
13	NC	7	N/A	not connected
14	SDA	A	I / O	I2CInterface cable (open drain)
15	FSY	/NC	I / O	Frame synchronization signal
16	LRI	ΞF	I / O	Line synchronization signal
17	D11	-	Export	Parallel pixel data out pin [11]
18	D10)	Export	Parallel pixel data out Bin [10]
19	D9		Export	Parallel pixel data out pin [9]
20	D8		Export	Parallel pixel data out pin (8]
twenty or	ne D7		Export	Parallel pixel data output[7]

twenty two	D6	Export	Parallel pixel data out pu [6]
twenty three	D5	Export	Parallel pixel data out puţ 5]
twenty four	D4	Export	Parallel pixel data out pu[4]
25	D3	Export	Parallel pixel data out pu [3]
26	D2	Export	Parallel pixel data out pu [2]
27	D1	Export	Parallel pixel data out puţ 1]
28	D0	Export	Parallel pixel data out pix[0]
20	DIAZONI		Power down signal input (built-in pull-dow
29	PWDN	enter	Resistance, high potential and effective)
20	DECET D		Reset input (built-in pull-up resistor, low
30	RESET_B	enter	Effective potential)
31	DGND	Ground	Digitally
32	DGND	Ground	Digitally
33	NC	N/A	not connected
34	DVDD	power supply	1.5VDigital Power
35	NC	N/A	not connected
36	NC	N/A	not connected
37	NC	N/A	not connected
38	AGND	Ground	Analog ground
39	AGND	Ground	Analog ground
40	PIXVDD	power supply	3.3VPixel power
41	PIXVDD	power supply	3.3VPixel power
42	AGND	Ground	Analog ground
43	AGND	Ground	Analog ground
44	AVDD	power supply	3.3VAnalog supply
45	AVDD	power supply	3.3VAnalog supply
46	AVDD	power supply	3.3VAnalog supply
47	AGND	Ground	Analog ground

1.2 Product feet Bitmap



1.3 Typical application circuit products



Map1-2 typical application

Note:SC1035 Chip sub Rd power: DOVDD = 1.8V ~ 3.3V,AVDD = 3.3V,SVDD = 3.3V, PIXVDD = 3.3V,DVDD = 1.5V(Default will be used internally LDOprovide1.5Vpower supply).

1.4 Notes module layout design

1.4.1 When designing modular power solutions Considerations

To obtain better image quality, SVDD,AVDD,PIXVDDYou must use isolated 3.3VPower supply.

DVDD It is the chip Core Voltage, which may be Voltage Directly 1.5VTo be through by DOVDD pin Input power, through the internation produce 1.5V Voltage (configure register).

1.4.2 Peripheral Application Notes

1. Design of the power the four less hould be placed as close to the chip input pin, the power line alignment The minimum width should the less purply chip AVDD, SVDD, PIXVDDPower line As short as possible; and each power supply chip close to the pin, respectively, to reduce the put a Wave capacitance.


- 2. Design of the ground, the two routes ACM work and Design take apart; linewidth reference ground

 At a minimum memora Between, under conditions that allow the wiring conditions should be widened
- 3. Each capacitor as close to the pins. And the alignment should be noted that after the first and then into the filter capacitorsensor; Filter
- capacitor is recommended omitted may affect the when the power traces, regardless of the kind of powers pays but it is proposed to Separate alignment;
- 5. OSC, PIXCLK, FSYNC, LREFPreferably between ground shield trace or away;
- 6. SCL,SDATraces should try to stay away **broo**,PIXCLK,D0,D1(Low-frequency data pin), Land line or shield;
- 7. RESET_B(Reset), PWDN,AVDDTraces should also try to stay awaysfr,pmxCLK, D0-D7;
- 8. I2C Must be added whenktranesRecommended Table esull-up resistor.
- 9. Chip NC Pin wiring is not connected directly to vacant;
- 10. Chip active crystal can be used directly through the through the through the clock signal, but also by directly CLOCKSignal as an input. If you want to use passive crystal scheme and contact.

1.5 Package Dimensions Figure

SC1035providePLCC48Package, package specific dimensions are as follows:

TOP VIEW SIDE VIEW




Note: The center of the photosensitive array package incides with the range of allowable error.

Map1-3 PLCC44Package Diagram (Unit:

1.6 The imaging direction

The figure 1085A schematic view of the imaging direction.



2 Basic configuration register

Sc1035Register address 16bitRegister data bit width is 8bit.

2.1 Device Address

Sc1035Device address 7'h30,Save as 0x3008 [7:1]in.0x3008 [0]Read-write control bit. in

Read operation, 3008 [7:0] = 8'h61In the writing operation, 0x3008 [7:0] = 8'h60.

table2-1 Address register

address	Register name	Defaults	read/write	description
0x3008	I2C SLAVE ID	8'h60	RW	Bit [7: 1]: I ₂ C slave id

After the chip is properly powered, registermplete, you can pare and write operations.

2.2 The basic configuration of normal working hours

Need to pay attention to several issues:

1,\$ 5000YesISPThe function control register, if you need to use an ISRWemaled to close the corresponding internation Control bit.

2,\$ 3416forRNC targetValue setting register, you can be adjusted as needed.

table2-2 Initialize the basic configuration

Register Name	Configuration	Special Note
\$ 3000	\$ 01	soft reset
\$ 3003	\$ 01	
\$ 3400	\$ 53	bit [0] rnc_en, 1 enable, 0 disable.

		RNC TARGET
		Chip data output 12bitTime,targetValue is the
		{0x3415 [6: 4], 0x3416}These two register values; e.ç
¢ 2.41.6	\$ C0	If only take1 bigibs as data output, targetvalue
\$ 3416	\$ 0	for{0x3415 [6: 4], 0x3416}These two register values
		Divided4; If you just takeBtheasiglata output,
		targetValue{0x3415 [6: 4], 0x3416}Both send
		Register value divided by
\$ 3d08	\$ 00	
		isp_ctrl: [0] awb_en, 1 enable, 0 disable.
		[3] awb_gain_en, 1 enable, 0 disable.
\$ 5000	\$ 09	(If needed awbFunction, you needitt@]andbit[1]
		Simultandeusly
		[7] lens_en,1 enable, 0 disable.
\$ 3e03	\$ 00	open aec / agc bit <1: 0>
\$ 3928	\$ 00	
\$ 3622	\$ 2e	
\$ 3630	\$ 58	
\$ 3612	\$ 00	
\$ 3632	\$ 41	
\$ 3635	\$ 04	
\$ 3500	\$ 10	
\$ 3631	\$ 80	
\$ 3620	\$ 44	
\$ 3633	\$ 7c	
\$ 3780	\$ 0b	
\$ 3300	\$ 33	
\$ 3301	\$ 61	
\$ 3302	\$ 30	

\$ 3303	\$ 56	
\$ 3304	\$ A0	
\$ 3305	\$ 72	
\$ 331e	\$ 56	
{\$ 321e, \$ 321f}	\$ 000a	
\$ 3216	\$ 0a	
\$ 3115	\$ 0a	4
\$ 3332	\$ 38	
\$ 5054	\$ 82	
{\$ 3907,\$ 3908}	\$ 01c0	
\$ 3e0f	\$ 14	
	\$ 3304 \$ 3305 \$ 331e {\$ 321e, \$ 321f} \$ 3216 \$ 3115 \$ 3332 \$ 5054 {\$ 3907,\$ 3908}	\$ 3304 \$ A0 \$ 3305 \$ 72 \$ 331e \$ 56 {\$ 321e, \$ 321f} \$ 000a \$ 3216 \$ 0a \$ 3115 \$ 0a \$ 3332 \$ 38 \$ 5054 \$ 82 {\$ 3907,\$ 3908} \$ 01c0

Below are two tablemartsensThree common configuration register setting mode offers under. If you need it Configured his mode, and smartsens contact.-

table2-3 24MHzCrystal register configuration

Register Name	720p	720p	1280x960	1280x960	1280x960
Register Name	@ 25fps	@ 30fps	@ 25fps	@ 30fps	@ 45fps
Output pixel clock frequency	36MHz	48MHz	45MHz	54MHz	81MHz
PLL_CTRL	\$ 3146	\$ 3146	\$ 0916	\$ 08e6	\$ 1856
{0x3010,0x 3011}	\$ 5140	Ф 51 4 0	\$ 0310	\$ 0060	\$ 1030
SC_REG04	\$ 04	\$ 03	\$ 04	\$ 04	\$ 02
0x 3004	Ф 04	\$ 03	Ψ 04	ΨΟΨ	Ψ 02
TIMING_HTS	\$ 0708	\$ 07d0	\$ 0708	\$ 0708	\$ 0708
{0x 320c, 0x 320d}	\$ 0700	\$ 07 do	\$ 0700	\$ 0700	φ U/UO
TIMING_VTS	¢ 0220	\$ 0320	\$ 03e8	\$ 03e8	¢ 02.0
{0x 320e, 0x 320f}	\$ 0320 {}		\$ 0368	a 0368	\$ 03e8
TIMING_HOFFS	\$ 0062	\$ 0062	\$ 0062	\$ 0062	\$ 0062
{0x3210,0x3211}	\$ UUU2	⊅ 000∠	\$ 0002	⊅ 000∠	∌ 000∠

TIMING_VOFFS	\$ 000a	\$ 000a	\$ 0008	\$ 0008	\$ 0008
{0x3212,0x3213}	\$ 000a	\$ 000a	\$ 0000	\$ 0000	\$ 0000
TIMING_X_OUTPUT_SIZE	¢ 0500	# 0500	¢ 0500	¢ 0500	# 0500
{0x 3208,0x 3209}	\$ 0500	\$ 0500	\$ 0500	\$ 0500	\$ 0500
TIMING_Y_OUTPUT_SIZE	\$ 02d0	\$ 02d0	\$ 03c0	\$ 03c0	\$ 03c0
{0x 320a, 0x 320b}	\$ 0200	\$ 0200	\$ 0300	\$ 0300	\$ 0300
TIMING_Y_START_ADDR	\$ 0078	\$ 0078	\$ 0008	\$ 0008	\$ 0008
{0x 3202,0x 3203}	\$ 0070	\$ 0078	\$ 0000	\$ 0000	\$ 0008
TIMING_Y_END_ADDR	\$ 0367	\$ 0367	\$ 03cf	\$ 03cf	\$ 03cf
{0x 3206,0x 3207}	φ 0307	φ U3U/	φUSCI	\$ USCI	φυσει

table2-4 27MHzCrystal register configuration


	720p	720p	1280x960	1280x960	1280x960
Register Name	@ 25fps	@ 30fps	@ 25fps	@ 30fps	@ 45fps
Output pixel clock frequency	36MHz	48MHz	45MHz	54MHz	81MHz
PLL_CTRL	Ф.24.06	d 24.00	фодес	ф. ОП. 4 <i>С</i>	Ф.11. С
{0x3010,0x 3011}	\$ 2186	\$ 2186	\$ 0766	\$ 0746	\$ 11a6
SC_REG04	.	4.00		.	# 0.0
0x 3004	\$ 04	\$ 03	\$ 04	\$ 04	\$ 02
TIMING_HTS	1.0700	¢ 0= 10			t 0=00
{0x 320c, 0x 320d}	\$ 0708	\$ 07d0	\$ 0708	\$ 0708	\$ 0708
TIMING_VTS					
{0x 320e, 0x 320f}	\$ 0320	\$ 0320	\$ 03e8	\$ 03e8	\$ 03e8
TIMING_HOFFS	•				
{0x3210,0x3211}	\$ 0062	\$ 0062	\$ 0062	\$ 0062	\$ 0062
TIMING_VOFFS					
{0x3212,0x3213}	\$ 000a	\$ 000a	\$ 0008	\$ 0008	\$ 0008
TIMING_X_OUTPUT_SIZE	Ф.0500	Ф.0500	Ф.0500	Ф.0500	Ф.0500
{0x 3208,0x 3209}	\$ 0500	\$ 0500	\$ 0500	\$ 0500	\$ 0500

TIMING_Y_OUTPUT_SIZE	·				
{0x 320a, 0x 320b}	\$ 02d0	\$02d0 \$03c0	\$03c0	\$03c0	
TIMING_Y_START_ADDR	\$ 0078	\$0078	\$ 0008	\$0008	\$0008
{0x 3202,0x 3203}}	\$ 0076	Φ0076	\$ 0006	Ф 0000	Ф 0000
TIMING_Y_END_ADDR	¢ 0267	\$0367 \$ 03cf	¢ 02-4	φορ-f	¢02-f
{0x 3206,0x 3207}	\$ 0367		\$03cf	\$03cf	

2.3 PLLConfiguration instructions

With the foregoing detailed and find the configured separately. The following content only for for details, interested customers can refer to.

SC1035 PLLAllows input clock frequency range $6 \sim 27 MHz$, among them VCOOutput frequency (s) of Range of 100 MHz. PLLS chematics, and control registers in FIG. 2-1 And Table 2-5 In the show.



Map2-1 PLLControl schematic

table2-5 PLLControl register

address	Register namæefaults	read/write	description
			Bit [7]: BYPASS PLL
			Bit [6: 4]: SYSEL [2: 0]
			$000 \sim S = 0$
			001 ~ S = 1
			$010 \sim S = 2$
			111 ~ S = 7
0x3010	8'h20	RW	Bit [3: 1]: PreDiv [2: 0]
			$000 \sim N = 1$
			001 ~ N = 1.5
			$010 \sim N = 2$
			$011 \sim N = 3$
)	
			111 ~ N = 7
			Bit [0]: PLLDIV [5: 0]
			Bit [7: 3]: PLLDIV [4: 0]
0x3011	8'h86	RW	M = 64-PLLDIV [5:0]
	7		Bit [2: 0]: Reserved
System cle	ock frequency sysclaby type 2-1Calcula	ted:	
	E	64 - M	(2-1)
	syscik= Fxcik×	$N \times (S + 1)$, ,

Note: Arguments in a for $\mathbf{M}\mathbf{y}$ \mathbf{N} and \mathbf{SIn} FIG.2-1 There are specific register instructions.

2.4 RNC | BLC

The pixel array comprises a plurality of strips of black columns, to eliminate the line note that can provide data for the line note and the line note that can be also black reference columns that can provide data for the line note and the line note that the l

Are not the same. Taking into account the presence of color filters, you must use two channels to eliminate the line Law) in a particular pixel to give a negative value, the result set

Also includes an arearmoclerised lines, black line which can compensate for the cancellation algorithm to profirst subtract the black level Back level gorithm can estimate the black level compensation value from the black line date. The value minus respective black level compensation value of the color channels. If some specific pixels, such reduced the negative, then the results of the color channels. BLCoperating.

In the application process, RNC It nearbead-adticonfiguration NotAthreddy-equality is decreased, the dynamic NotAthreddy-equality is used in a control of the nearbeau image.

The value {0x3415,0x3416} Two registers decision. Chip data output2bitTime, targetValue is the {0x3415, 0x3416}

This value is divided by two frequisites takes in the light of target [0x3415, 0x3416]

Pixel array compaises

RNCCount

Method can estimate the noise travel from black reference column data. For the same line, the line noise is the same line noise is the lin

when BLC versus RNC Open simultaneously (recommended) that target by RNC target

(\$ 3415 [6: 4], \$ 3416) Determined by RNC varges, alue(\$ 3907 [4: 0], \$ 3908) Size, only decided to keep

Savings random row noise Space, if this space is too small will result in some cases (such as an analog open high

Gain) random noise It can not be completely saved in the final output of salves enough to eliminate completely. and so,

Suggest (\$ 3907 [4: 0], \$ 3908) set to \$ 00c0 about.

If you need to shand(Not recommended), open **BISEpThetie** the timeRNC targetinvalid, sensor Output targetBy value BLC targetDecisions (\$3907[4:0],\$3908).

Its control registers are as follows:

☐ 2-6 RNC □□□□□

Features	0000	00
		Bit [0]: rnc_enable
RNCEnable	0x3400	0 ∼ bypass blc
		1∼ RNC enable

	0000	
		Bit [1]: rnc_auto_en
automaticRNC 🔲	0x3400	0 ~ manual mode
		1 ~ auto mode
		Bit [5]: one channel enable
RNCChannel selection	0x3400	0 ~ use 4 channel mode
		1 ~ use 1 channel mode
RNC_manual00 [] B)	{0x3405 [4: 0], 0x3404}	RNC noise for B channel
RNC_manual01 [] GB []	{0x3407 [4: 0], 0x3406}	RNC noise for GB channel
RNC_manual10 [] GR []	{0x3409 [4: 0], 0x3408}	RNC noise for GR channel
RNC_manual11 [] R []	{0x340b [4: 0], 0x340a}	RNC noise for R channel
		RNC TARGET
		Chip data output 12bit □□ target
		0x3415 [6: 4], 0x3416}This
		Two register values; if you just take0the high
DIVOTT		□□□□□□□□ target □□
RNCTarget	{0x3415 [6: 4], 0x3416}	{0x3415[6:4], 0x3416}Both send
		Register value4divided by 8Place
		As a data output, target □□
		{0x3415[6:4], 0x3416}
		0000 16 🛮

☐ 2-7 BLC □□□□□

00	0000	00
		Bit [0]: blc_enable
BLC [0x3900	0∼ bypass blc
		1~ BLC enable

00	0000	00
BLC 0000		0x3928 [0]:
		$0 \sim \text{use } 8 \text{ channel offset mode}$
	{0x3928 [0], 0x3905 [6]}	1 ∼ use 4 channel offset mode
		0x3905 [6]: one channel enable
		$0 \sim \text{use } 8 \text{ or } 4 \text{ channel offset}$
		1 ~ use one channel mode
BLC [][]	{0x3907 [4: 0], 0x3908}	BLC target

3AEC / AGCConfiguration instructions

AEC / AGC are based on the image brightness can be adjusted, AEC adjust exposure time, AGC Gain adjustm , Final image brightness set to fall within the range of brightness threshold.

Sensor auto-exposure, auto-gain function, which aims to adapt to different lighting conditions, the output of File Like normal display: to ensure that the picture is neither too exposed, it will not dim, as far as possible to suppress ratio. Currently 0342 method used is this: the entire screen brightness averaging, the average set a threshold degree Range when the output image screen when average within this range (via register control), that the image has been otherwise, adjust the exposure time and gain, so that the output image brightness toward the threshold of the rank When the value range is set to $400 \sim 600$ (10bit data, corresponding to the 8bit data is divided by 4) between, three Exposure and gain, the average brightness of the final image will be at a value between 400 to 600.

In this process, sensor adjustment is not independent of the exposure time or gain. In order to achieve lower Better signal to noise ratio, its regulatory principles: If the image is too dark, before the exposure time not yet read Benefits, until the exposure time until the limit is reached, if the case, the image is still dim, reach the set threshol sensor began calling AGC. Need to be clearly pointed out that: Gain is on, it will lead directly to an average noise Sound amplification exponentially; exposure time increased, help to improve the signal to noise ratio. Therefore, the Exposure time priority, must be less than the gain is not open. Conversely, when the image is too bright, the priority Gain closes and the image is still too bright, will reduce the exposure time.

It is because of the automatic control of the AEC / AGC-control strategy, because the exposure time control properties of the automatic control of the AEC and be used alone in a closed AGC, AGC can not be used alone but when closed AEC. For example: Close AEC Open only when AGC, sensor regulation policy has not changed, still will first detect whether the exposure time has If at this time manually AEC, but has not reached a tune exposure limit exposure value, sensor will give priority to Room, but this time the AEC has been ineffective, so there will be disorder automatic control, the screen will appear

3-1 AGC 0000

Gain x1	823 .904206 922 .945885 82 .991024 82 .145547 82 .362675 919 .667901 818 .957735 818 .326061 817 .735125 917 .209414 630 .544012 622 .937008 822 .535062 626 .179875 622 .990341 623 .994206 824 .994206 825 .994206 826 .991024 627 .991024 628 .991024 629 .991024 629 .362675
Gain x1	828 .937008 927 .535062 826 .179875 822 .990341 823 .904206 927 .945885 82 .991024 82 .145547 820 .362675 911 .667901 811 .957735 818 .326061 817 .735125 911 .209414 6 .32 .34 630 .544012 630 .544012 630 .544012 631 .94206 832 .94206 832 .945885 642 .994206 832 .945885 643 .94206 834 .945885 645 .991024 656 .179875 656 .179875 656 .179875 657 .991024 667 .901024 667 .901024 667 .901024 667 .901024 667 .901024 667 .901024 667 .901024 667 .901024 667 .901024
Gain x1 Gain x2 Gain x4 Gai	92 .535062 826 .179875 822 .990341 823 .904206 922 .945885 822 .991024 82 .145547 820 .362675 919 .667901 818 .957735 818 .326061 817 .735125 917 .209414 66 .32.34 663 .544012 662 .937008 822 .535062 664 .990341 662 .904206 822 .945885 662 .991024 662 .145547 660 .362675 818 .667901 618 .957735
Gain x1 Gain x2 Gain x3 Gain x4 Gai	826.179875 824.990341 825.990341 827.9945885 826.1991024 827.145547 820.362675 919.667901 818.957735 818.326061 817.735125 917.209414 66 32.34 630.544012 628.937008 822.535062 626.179875 624.990341 622.994206 827.945885 627.991024 628.93608
Gain x1 Gain x2 Gain x4 Gain x2 Gain x4 Gai	824 .990341 822 .994206 992 .945885 822 .991024 822 .145547 824 .362675 919 .667901 818 .957735 818 .326061 817 .735125 917 .209414 6 32.34 630 .544012 662 .937008 827 .535062 662 .179875 662 .990341 662 .990341 662 .991024 662 .945885 662 .991024 662 .145547 662 .3667901 618 .957735
Gain x1 Gain x1	823 .904206 922 .945885 821 .991024 822 .145547 820 .362675 911 .667901 811 .957735 812 .326061 811 .735125 911 .209414 6 32.34 630 .544012 662 .937008 827 .535062 626 .179875 662 .990341 662 .990341 662 .994206 822 .945885 662 .991024 662 .145547 662 .362675 811 .667901 611 .957735
Gain X1 7 1.4118 1.4118 0.05 8 1.4706 1.4706 0.05 9 1.5294 1.5294 0.05 a 1.5882 1.5882 0.05 b 1.6471 1.6471 0.05 c 1.7059 1.7059 0.05 d 1.7647 1.7647 0.05 e 1.8235 1.8235 0.05 f 1.8824 1.8824 0.05 e 1.8235 1.8235 0.05 f 1.8824 1.8824 0.05 g 1.1765 2.353 0.11 1 1.0588 2.1176 0.11 2 1.1176 2.2352 0.11 3 1.1765 2.353 0.11 4 1.2353 2.4706 0.11 3 1.1765 2.353 0.11 4 1.2353 2.4706 0.11 8 1.4706 2.9412 0.11 Register: 1 9 1.5294 3.0588 0.11 Register: 1 9 1.5294 3.0588 0.11 a 1.5882 3.1764 0.11 b 1.6471 3.2942 0.11 c 1.7059 3.4118 0.11 c 1.7059 3.4118 0.11 b 1.6471 3.2942 0.11 c 1.8235 3.647 0.11 c 1.2535 4.9012 0.23 d 1.765 4.706 0.23 4 1.2353 4.9112 0.23 4 1.2353 4.9112 0.23 A 1.1765 5.12941 5.1764 0.23 A 1.18824 5.166 0.23 A 1.18824 5.166 0.23 A 1.2582 6.3528 0.23 A 1.1765 6.8824 0.23 c 1.7059 6.8236 0.23 d 1.7647 5.5884 0.23 c 1.7059 6.8236 0.23 d 1.7647 5.588 0.23 d 1.7647 7.0588 0.23 d 1.7647 7.0588 0.23	922.945885 821.991024 822.145547 820.362675 911.667901 811.957735 811.326061 811.735125 911.209414 6 32.34 630.544012 6621.937008 827.535062 626.179875 624.990341 625.904206 827.945885 6262.991024 627.94587 620.362675 811.667901 611.957735
B 1.4706 1.4706 0.05 9 1.5294 1.5294 0.05 a 1.5882 1.5882 0.05 a 1.5882 1.5882 0.05 b 1.6471 1.6471 0.05 c 1.7057 1.7059 0.05 d 1.7647 1.7057 0.05 d 1.8235 1.8235 0.02 f 1.8824 1.8234 0.05 g 1.8824 1.8824 0.05 1 1.0588 2.1176 0.11 2 1.1176 2.2352 0.11 3 1.1765 2.2353 0.11 4 1.2353 2.24706 0.11 3 1.1765 2.2353 0.11 4 1.2353 2.4706 0.11 5 1.2941 2.5882 0.11 6 1.3529 2.7058 0.11 7 1.4118 2.8236 0.11 8 1.4706 2.9412 0.11 9 1.5294 3.0588 0.11 1 0.11 0.11 0.11 0 1 4 2.38 0 1 4 2.38 0 1 1.0588 4.2352 0.32 2 1.1176 4.4704 0.23 3 1.1765 4.4704 0.23 3 1.1765 4.4704 0.23 4 1.2353 4.9112 0.23 4 1.2353 4.9112 0.23 4 1.2353 4.9112 0.23 4 1.2353 4.9112 0.23 5 1.2941 5.1764 0.23 6 1.3529 5.1764 0.23 7 1.4118 5.6472 0.23 8 1.4706 5.8824 0.23 8 1.4706 5.8824 0.23 6 1.5882 6.3528 0.23 6 1.7647 6.5884 0.23 6 1.7647 6.5884 0.23 6 1.7647 6.5884 0.23 6 1.7647 6.5884 0.23 6 1.7647 6.5884 0.23 6 1.7647 6.5884 0.23 6 1.7647 6.5884 0.23 6 1.7647 6.5884 0.23 6 1.7647 6.5886 0.23 6 1.7647 6.5886 0.23 6 1.7647 6.5886 0.23 6 1.7647 6.5886 0.23 6 1.7647 6.5886 0.23 6 1.7647 6.5886 0.23 6 1.7647 6.5886 0.23 6 1.7647 6.5886 0.23 6 1.7647 6.5886 0.23 6 1.7647 6.5886 0.23 6 1.7647 6.5886 0.23 6 1.7647 6.5886 0.23 6 1.7647 6.7688 0.23 6 1.7647 6.7688 0.23 6 1.7647 6.7688 0.23 7 1.7647 6.7688 0.23 7 1.7647 6.76	82 .991024 82 .145547 820.362675 919.667901 818.957735 818.326061 817.735125 911.209414 6 32.34 630.544012 622.937008 822.535062 626.179875 622.994206 822.945885 622.994206 822.945885 622.991024 662.145547 6620.362675 819.667901 618.957735
Company	82 .145547 820.362675 919.667901 818.957735 818.326061 817.735125 917.209414 6 32.34 630.544012 622.937008 822.535062 626.179875 624.990341 623.904206 827.945885 626.174547 620.362675 819.667901 618.957735
B 1.6471 1.6471 0.05 C 1.7059 1.7059 0.05 d 1.7647 1.7647 0.05 d 1.7647 1.7647 0.05 d 1.7647 1.7647 0.05 e 1.8235 1.8235 0.05 f 1.824 1.8824 0.05 1 1.0588 2.1176 0.11 2 1.1176 2.2352 0.11 3 1.1765 2.353 0.11 3 1.1765 2.353 0.11 4 1.2353 2.4706 0.11 5 1.2941 2.5882 0.11 6 1.3529 2.7058 0.11 7 1.4118 2.8236 0.11 8 1.4706 2.9412 0.11 9 1.5294 3.0588 0.11 1 9 1.5294 3.0588 0.11 1 9 1.5294 3.0588 0.11 0 1 4 2.35 0 1 4 2.35 0 1 4 2.35 0 1 4 2.35 0 1 4 2.35 0 1 4 2.35 0 1 1.0588 4.2352 0.23 0 1 1.0588 4.2352 0.2	919.667901 818.957735 818.326061 817.735125 917.209414 66 32.34 630.544012 628.937008 827.535062 626.179875 6624.990341 627.904206 827.904206 827.904206 828.93708 829.945885 6621.991024 6621.945845 6621.991024 6621.945845 6621.991024 6621.991024 6621.991024 6621.991024
C 1.7059 1.7059 0.05 d 1.7647 1.7647 0.05 e 1.8235 1.8235 0.05 f 1.8824 1.8824 0.05 f 1.8824 1.8824 0.05 1 1.0588 2.1176 0.11 1 1.0588 2.1176 0.11 2 1.1176 2.2352 0.11 3 1.1765 2.353 0.11 4 1.2353 2.4706 0.11 5 1.2941 2.5882 0.11 6 1.3529 2.7058 0.11 7 1.4118 2.8236 0.11 8 1.4706 2.9412 0.11 9 1.5294 3.0588 0.11 1 9 1.5294 3.0588 0.11 8 1.4706 2.9412 0.11 9 1.5282 3.1764 0.11 1 0 1 4 0.11 0 1 4 0.23 1 1.0588 4.2352 0.22 1 1.0588 4.2352 0.22 2 1.1176 4.4704 0.23 1 1.0588 4.2352 0.23 2 1.1176 4.4704 0.23 3 1.1765 4.706 0.23 4 1.2353 4.9412 0.23 5 1.2941 5.1764 0.23 6 1.3529 5.4116 0.23 6 1.3529 5.4116 0.23 7 1.4118 5.6472 0.23 8 1.4706 5.8824 0.23 8 1.4706 5.8824 0.23 6 1.5882 6.3528 0.23 6 1.5882 6.3528 0.23 6 1.7647 7.0588 0.23 6 1.7647 7.0588 0.23 6 1.7647 7.0588 0.23 6 1.7647 7.0588 0.23 7 1.7059 6.8236 0.23 6 1.7647 7.0588 0.23 6 1.7647 7.0588 0.23 7 1.7059 6.8236 0.23 8 1.7067 7.0588 0.23 6 1.7647 7.0588 0.23 6 1.7647 7.0588 0.23 6 1.7647 7.0588 0.23 7 1.7059 6.8236 0.23 8 1.7059 6.8236 0.23 8 1.7059 6.8236 0.23 6 1.7647 7.0588 0.23 7 1.7059 6.8236 0.23 8 1.7069 6.8236 0.23 8 1.7069 6.8236 0.23 8 1.7069 6.8236 0.23 8 1.7069 6.8236 0.23 8 1.7069 6.8236 0.23 8 1.7069 6.8236 0.23 9 1.7059 6.8236 0.23 9 1.7059 6.8236 0.23 1 1.7059 6.8236 0.23 1 1.7059 6.8236 0.23 1 1.7059 6.8236 0.23 1 1.7059 6.8236 0.23 1 1.7059 6.8236 0.23 1 1.7059 6.8236 0.23 1 1.7059	818.957735 818.326061 817.735125 917.209414 6 32.34 630.544012 628.937008 827.535062 626.179875 624.990341 623.904206 822.945885 624.991024 625.145547 626.3667901 618.957735
March Marc	818.326061 81 .735125 917.209414 6 32.34 630.544012 628.937008 827.535062 626.179875 624.990341 627.904206 827.945885 626.145547 627.3667901 618.957735
Bell	81 .735125 91 .209414 6
Capacitan Facility Capacitan Facility Capacitan Capaci	91
Cain x2	6 32,34 630,544012 628,937008 827,535062 626,179875 622,990341 622,994206 822,945885 622,991024 621,145547 620,362675 819,667901 618,957735
1 1.0588 2.1176 0.11 2 1.1176 2.2352 0.11 3 1.1765 2.353 0.11 4 1.2353 2.4706 0.11 5 1.2941 2.5882 0.11 5 1.2941 2.5882 0.11 6 1.3529 2.7058 0.11 7 1.4118 2.8236 0.11 8 1.4706 2.9412 0.11 9 1.5294 3.0588 0.11 9 1.5294 3.0588 0.11 9 1.5294 3.0588 0.11 1 9 1.5882 3.1764 0.11 9 1.5882 3.1764 0.11 1 0 1.6471 3.2942 0.11 0 1 1.0471 3.2942 0.11 0 1 1 4 2.35	630.544012 628.937008 827.535062 626.179875 624.990341 623.904206 822.945885 624.991024 622.145547 620.362675 819.667901 618.957735
AGC Cain x2	628.937008 822.535062 626.179875 624.990341 623.904206 822.945885 624.991024 625.145547 620.362675 819.667901 618.957735
AGC AGC	82
AGC A	626.179875 624.990341 623.904206 822.9945885 622.991024 662.145547 620.362675 819.667901 618.957735
AGC Gain x2 Gain x2 Register: 1 BCGX1 CGain x4 AGC Gain x4 AGC Gain x4 AGC Gain x4 AGC Gain x4 Register: 3 Gain x2 AGC Gain x4 Register: 3 Gain x2 AGC Gain x4 Register: 3 Gain x2 AGC Gain x4 AGC Gain x4 Register: 3 Gain x2 AGC Gain x4 AGC Gain x4 Register: 3 Gain x2 AGC AGAC AGAC	624 .990341 623 .904206 822 .945885 622 .991024 622 .145547 620 .362675 819 .667901 618 .957735
AGC Gain x2 Register: 1 Begister: 1 Register: 1 Bock 1.3529 2.7058 0.11 Register: 1 Register: 3 Register: 4 Regis	622.904206 822.945885 622.991024 622.145547 620.362675 819.667901 618.957735
AGC Register: 1 Register: 2 Register: 3 Register: 4	62 .991024 62 .145547 620.362675 819.667901 618.957735
AGC Register: 1 9 1.5294 3.0588 0.11 a 1.5882 3.1764 0.11 b 1.6471 3.2942 0.11 c 1.7059 3.4118 0.11 d 1.7647 3.5294 0.11 e 1.8235 3.647 0.11 f 1.8824 3.7648 0.11 1 1.0588 4.2352 0.23 1 1.0588 4.2352 0.23 2 1.1176 4.4704 0.23 3 1.1765 4.706 0.23 4 1.2353 4.9412 0.23 5 1.2941 5.1764 0.23 6 1.3529 5.4116 0.23 Register: 3 8 1.4706 5.8824 0.23 Register: 3 9 1.5294 6.1176 0.23 a 1.5882 6.3528 0.23 b 1.6471 6.5884 0.23 c 1.7059 6.8236 0.23 d 1.7647 7.0588 0.23	621.145547 620.362675 819.667901 618.957735
AGC 1.5294 3.0588 0.11 a 1.5882 3.1764 0.11 c 1.7059 3.4118 0.11 c 1.7059 3.4118 0.11 d 1.7647 3.5294 0.11 e 1.8235 3.647 0.11 f 1.8824 3.7648 0.11 f 1.858 4.2352 0.23 2 1.1176 4.4704 0.23 3 1.1765 4.706 0.23 4 1.2353 4.9412 0.23 4 1.2353 4.9412 0.23 4 1.2353 4.9412 0.23 5 1.2941 5.1764 0.23 6 1.3529 5.4116 0.23 7 1.4118 5.6472 0.23 8 1.4706 5.8824 0.23 8 1.4706 5.8824 0.23 8 1.5882 6.3528 0.23 6 1.5892 6.1176 0.23 6 1.6471 6.5884 0.23 6 1.7647 7.0588 0.23 6 1.7647 7.0588 0.23 7 1.7059 6.8236 0.23 6 1.7647 7.0588 0.23 7 1.7059 6.8236 0.23 7 1.7059 6.8236 0.23 7 1.7059 6.8236 0.23 7 1.7059 6.8236 0.23 7 1.7059 6.8236 0.23 7 1.7059 6.8236 0.23 7 1.7059 6.8236 0.23 8 1.7067 7.0588 0.23 8 1.7067 7.0588 0.23 8 1.7067 7.0588 0.23 8 1.7067 7.0588 0.23 9 1.5524 6.1176 0.23 9 1.5524 6.1176 0.23 9 1.5524 6.1176 0.23 9 1.5252 6.1176 0.23 9 1.5252 6.1176 0.23 9 1.5252 6.1176 0.23 9 1.5262 6.1176 0.23 9 1.5262 6.1176 0.23 9 1.5262 6.1176 0.23 9 1.5262 6.1176 0.23 9 1.5262 6.1176 0.23 9 1.5262 6.1176 0.23 9 1.5662 6.1176 0.23 9 1.5662 6.1176 0.23 9 1.5662 6.1176 0.23 9 1.5662 6.1176 0.23 9 1.5662 6.1176 0.23 9 1.5662 6.1176 0.23 9 1.5662 6.1176 0.23 9 1.5662 6.1176 0.23 9 1.6672 6.1176 0.23 9 1.6672 6.1176 0.23 9 1.6672 6.1176 0.23 9 1.6672 6.1176 0.23 9 1.6672 6.1176 0.23 9 1.6672 6.1176 0.23 9 1.6672 6.1176 0.23 9 1.6672 6.1176 0.23 9 1.6672 6.1176 0.23 9 1.6672 6.1176 0.23 9 1.6672 6.1	620.362675 819.667901 618.957735
AGC B	819.667901 618.957735
AGC C	618.957735
AGC Cain x4	
AGC Cain x4	
AGC Table	617.735125
AGC Continue	
AGC Gain x4 Register: 3 Register: 3 2 1.1176 4.4704 0.23 3 1.1765 4.706 0.23 4 1.2353 4.9412 0.23 5 1.2941 5.1764 0.23 6 1.3529 5.4116 0.23 7 1.4118 5.6472 0.23 8 1.4706 5.8824 0.23 9 1.5294 6.1176 0.23 a 1.5882 6.3528 0.23 b 1.6471 6.5884 0.23 c 1.7059 6.8236 0.23 d 1.7647 7.0588 0.23	
AGC Gain x4 Register: 3 Register: 3 AGC 3 1.1765 4.706 0.23 4 1.2353 4.9412 0.23 5 1.2941 5.1764 0.23 6 1.3529 5.4116 0.23 7 1.4118 5.6472 0.23 8 1.4706 5.8824 0.23 9 1.5294 6.1176 0.23 a 1.5882 6.3528 0.23 b 1.6471 6.5884 0.23 c 1.7059 6.8236 0.23 d 1.7647 7.0588 0.23	230.544012
AGC Gain x4 Register: 3 AGC AGIN x4 Register: 3 AGC AGIN x4 Register: 3 AGC AGIN x4 Register: 3 AGIN x4 A	228.937008
AGC Gain x4 Fegister: 3 Register: 3 AGC Gain x4 Register: 3 Reg	627.535062
Register: 3 Regis	
Register: 3 Register: 4 Regis	
Register: 3 8 1.4706 5.8824 0.23 9 1.5294 6.1176 0.23 a 1.5882 6.3528 0.23 b 1.6471 6.5884 0.23 c 1.7059 6.8236 0.23 d 1.7647 7.0588 0.23	223.904206
Register: 3 9 1.5294 6.1176 0.23 a 1.5882 6.3528 0.23 b 1.6471 6.5884 0.23 c 1.7059 6.8236 0.23 d 1.7647 7.0588 0.23	62 2 .945885 221.991024
a 1.5882 6.3528 0.23 b 1.6471 6.5884 0.23 c 1.7059 6.8236 0.23 d 1.7647 7.0588 0.23	
b 1.6471 6.5884 0.23 c 1.7059 6.8236 0.23 d 1.7647 7.0588 0.23	220.362675
d 1.7647 7.0588 0.23	619.667901
	218.957735
	218.326061
	217.735125
f 1.8824 7.5296 0.23	
0 1 8 0.47 1 1.0588 8.4704 0.47	4 32.34 43 0 .544012
	428.937008
	227.535062
	426.179875
	424.990341
Gain x8	423.904206
7 1.4118 11.2944 0.47	222.945885
Register values: 7 8 1.4706 11.7648 0.47	
	421.145547
	42 0 .362675 21 9 .667901
c 1.7059 13.6472 0.47	
	418.326061
	417.735125
	217.209414
4 1.235313.811840.7526426.1798	5
5 1.29411 5.564480.7526424.9903	. 1
6 1.35291 .317120.7526423.9042	
7 1.41181\$.071040.7539\222.9458	5
DCGx1.6 8 1.47061\$.823680.7526421.9910	5
9 1.529419.576320.7526421.1455	5
a 1.58822 0 .328960.7526 4 20.3626 b 1.64712 . .082880.7539 2 19.6679	5 5 7
c 1.705921.835520.7526418.9577	5 5 1 7 5
d 1.76472 1 .588160.7526 4 18.3260	5 5 1 1 7 5
e 1.8235 23.34080.7526417.	5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5
f 1.882424.094720.7539217.2094	5 5 4 7 7 5 5 1 1 5 5 1 1 1 1 1 1 1 1 1 1 1 1

Note: 1, wherein, fine gain is calculated as: (64-2*(15-N)) / 34 = (34 + 2*N) / 34,

Where N is the register value, the maximum 15.

2, it is assumed to mean AEC to adjust the screen 550 (10bit).

☐ 3-2 AEC □□□□□

	AEC	Line 1 minimum step	Line cycle time = X P	PIXCLK President	
	AEC	12bit controlled by the expos	8bit high as \$ 3e01 of bit [7: 0]	Shall not exceed the maxim	ım (a frame leng
		12bit controlled by the expo	4bit low as \$ 3e02 of bit [7: 4]	-4 Degrees governor)	
	Auto	Register 0x3e03	Bit [1]:AGC manual	0: auto enable 1: manual enable	
AEC	bit [1: 0]	Bit [0]:AEC manual	0:auto enable 1:manual enable		

The following picture shows the two final gain and gain step change in the conditions of the various configura

