DAC YF

PULSAR: QDI Synthesis Flow






Marcos L. L. Sartori, Ney L. V. Calazans, PUCRS

Introduction and Motivation

- Shift to asynchronous / GALS approaches
- Clock/power domain crossing interconnection
- Quasi-delay-insensitive (QDI)
- Resilient to variability, ageing, voltage scaling
- Specialised gates and EDA tools


Pseudo-Synchronous SDDS-NCL


- · Conventional synthesis tools (Cadence Genus)
- SDDS-NCL -> Combinational Logic
- Pseudo-Synchronous WCHB -> Sequential Logic



References

- T. Moreira, M, P. A. Beerel, M. L. L. Sartori, and N. L. V. Calazans. NCL Synthesis With Conventional EDA Tools: Technology Mapping and Optimization. ITCAS-1, 2018
- M. L. L. Sartori, R. N. Wuerdig, M. T. Moreira, and N. L. V. Calazans. Pulsar: Constraining ODI Circuits Cycle Time Using Traditional EDA Tools. ASYNC. 2019
- QDI Circuits Cycle Time Using Traditional EDA Tools. ASYNC, 2019
 3. M. L. L. Sartori, M. T. Moreira, and N. L. V. Calazans. A Frontend using Traditional EDA Tools for the Pulsar QDI Design Flow. ASYNC, 2020





0.5 0.7 1.0

Supply Voltage (V)