

Shared Memory Architecture Concepts and Performance Issues

TDDD56 Lecture 3 / TDDC78 Lecture 2

Christoph Kessler

PELAB / IDA Linköping university Sweden

2015

Outline - TDDD56



Lecture 1: Multicore Architecture Concepts

Lecture 2: Parallel programming with threads and tasks

Lecture 3: Shared memory architecture concepts and performance issues

- Memory hierarchy
- Consistency issues and coherence protocols
- Performance issues, e.g. false sharing
- Optimizations for data locality (briefly, more in Lecture 8)

Lecture 4: Design and analysis of parallel algorithms

Lecture 5: Parallel Sorting Algorithms

...

Distributed Memory vs. Shared Memory Interconnection Network P₁ ... P_p Network e.g. bus


Distributed memory system

Shared memory system

Shared Memory – Variants



- Single shared memory module (UMA) quickly becomes a performance bottleneck
- Often implemented with caches to leverage access locality
 - As done for single-processor systems, too
- Can even be realized on top of distributed memory system (NUMA – non-uniform memory access)



Cache



Cache = <u>small</u>, <u>fast</u> memory (SRAM) between processor and main memory, today typically on-chip

- contains copies of main memory words
 - cache hit = accessed word already in cache, get it fast.
 - cache miss = not in cache, load from main memory (slower)
- Cache line holds a copy of a block of adjacent memory words
 - size: from 16 bytes upwards, can differ for cache levels

In the following, we mainly refer to data cache

• Other cache types in a processor: instruction cache, TLB

Cache (cont.)



Mapping memory blocks \to cache lines / page frames: direct mapped: $\forall j \; \exists ! i : \; B_j \mapsto C_i$, namely where $i \equiv j \bmod m$. fully-associative: any memory block may be placed in any cache line set-associative

Cache (cont.)

- Cache-based systems profit from
 - spatial access locality
 - access also other data in same cache line
 - temporal access locality
 - access same location multiple times
- HW-controlled cache line replacement (for fully and set-associative caches)
 - E.g., LRU Least Recently Used (usually, approximations) → dynamic adaptivity of cache contents
- Suitable for applications with high (also dynamic) data locality

Classification of Cache Misses



- Cold miss data was never in cache for this process (first access in program execution)
 - Usually unavoidable
- Capacity miss data was evicted earlier when cache capacity was exceeded (for fully associative caches)
 - Might be (partly) avoided by redesigning the algorithm to improve access locality
- Associativity miss data was evicted earlier because of cache set conflict (for set-associative and direct-mapped c.)

Optimizing Programs for Improved Access Locality **■** Example: Loop Interchange for (j=0; j<M; j++) for (i=0; i<N; i++) for (i=0; i<N; i++) for (j=0; j<M; j++) a[i][j] = 0.0;a[i][j] = 0.0;a[0][M-1] storage of 2D-arrays • Can improve spatial locality of memory accesses

(fewer cache misses / page faults)

Caches: Memory Update Strategies



Write-through

- + consistency
- slow, write stall (→ write buffer)

Write-back

- + update only cache entry
- + write back to memory only when replacing cache line
- + write only if modified, marked by "dirty" bit for each C_i
- not consistent,

DMA access (I/O, other procs) may access stale values

 \rightarrow must be protected by OS, write back on request

Memory Hierarchy Example Memory hierarchy of the Itanium2 processors in SGI Altix 3700 Bx2 (Mozart) L1-Cache Instructions 16KB Write-back Registers L3-Cache L2-Cache L1-Cache Main Instructions Memory Instruction Instruction 16KB 1.5 or 3MB 256KB Fig. 2. Itanium 2 memory and cache hierarchy diagram Source: Michael Woodacre et al.: The SGI AltixTM 3000 Global Shared-Memory Architecture. White Paper, SGI, 2003

Cache Coherence and Memory Consistend

Caching of (shared) variables leads to consistency problems.

A cache management system is called coherent

if a read access to a (shared) memory location x reproduces always the value corresponding to the most recent write access to x.

→ no access to stale values

A memory system is consistent (at a certain time)

if all copies of shared variables in the main memory and in the caches are identical

Permanent cache-consistency implies cache-coherence.

Cache Coherence - Formal Definition



What does "most recent write access" to x mean?

Formally, 3 conditions must be fulfilled for coherence:

- (a) Each processor sees its own writes and reads in program order
 P1 writes v to x at time t1, reads from x at t2 > t1,
 no other processor writes to x between t1 and t2
 → read yields v
- (b) The written value is eventually visible to *all* processors. P1 writes to l at t1, P2 reads from l at t2 > t1, no other processor writes to l between t1 and t2, and t2 > t1 sufficiently large, then P2 reads x.
- (c) All processors see one total order of all write accesses. (total store ordering)

Cache Coherence Protocols



Inconsistencies occur when modifying only the copy of a shared variable ir a cache, not in the main memory and all other caches where it is held.

Write-update protocol

At a write access, all other copies in the system must be updated as well. Updating must be finished before the next access.

Write-invalidate protocol

Before modifying a copy in a cache, all other copies in the system must be declared as "invalid".

Most cache-based SMPs use a write-invalidate protocol.

Updating / invalidating straightforward in bus-based systems (bus-snooping) otherwise, a directory mechanism is necessary

15

Details: Write-Invalidate Protocol



Implementation: multiple-reader-single-writer sharing

At any time, a data item (usually, entire cache line blocks) may either be: accessed in read-only mode by one or more processors read and written (exclusive mode) by a single processor

Items in read-only mode can be copied indefinitely to other processors.

Write attempt to read-only-mode data x:

- 1. broadcast invalidation message to all other copies of x
- 2. await acknowledgements before the write can take place
- 3. Any processor attempting to access x is blocked if a writer exists.
- Eventually, control is transferred from the writer and other accesses may take place once the update has been sent
- ightarrow all accesses to \emph{x} processed on first-come-first-served basis.

Achieves sequential consistency.

Write-Invalidate Protocol (cont.)



- + parallelism (multiple readers)
- + updates propagated only when data are read
- + several updates can take place before communication is necessary
- Cost of invalidating read-only copies before a write can occur
 - + ok if read/write ratio is sufficiently high
 - + for small read/write ratio: single-reader-single-writer scheme (at most one process gets read-only access at a time)

17

Write-Update Protocol



Write x:

done locally + broadcast new value to all who have a copy of \boldsymbol{x} these update their copies immediately.

Read x

read local copy of x, no need for communication.

- > multiple readers
- → several processors may write the same data item at the same time (multiple-reader-multiple-writer sharing)

Sequential consistency if broadcasts are totally ordered and blocking

- ightarrow all processors agree on the order of updates.
- \rightarrow the reads between writes are well defined
- + Reads are cheap
- totally ordered broadcast protocols quite expensive to implement

Bus-Snooping



For bus-based SMP with caches and write-through strategy.


All relevant memory accesses go via the central bus.





Cache-controller of each processor listens to addresses on the bus:


- write access to main memory is recognized and committed to the own cache.
- bus is performance bottleneck \rightarrow poor scalability


19












































How to Avoid False Sharing?



- · Smaller cache lines
 - \rightarrow false sharing less probable, but
 - $\rightarrow \text{more administrative effort}$
- Programmer or compiler gives hints for data placement

 → more complicated
- Time slices for exclusive use:
 each line stays for ≥ d time units at one processor

How to reduce performance penalty of false sharing?

- Use weaker consistency models
 - ightarrow programming more complicated/error-prone

Shared Memory Consistency Models



Strict consistency

Sequential consistency

Causal consistency

Superstep consistency

"PRAM" consistency

Weak consistency

Release consistency / Barrier consistency

Lazy Release consistency


Entry consistency


Others (processor consistency, total/partial store ordering etc.)

[Culler et al.'98, Ch. 9.1], [Gharachorloo/Adve'96]


Consistency Models: Strict Consistency Strict consistency: Read(x) returns the value that was most recently (\rightarrow global time) written to x. realized in classical uniprocessors and SB-PRAM in DSM physically impossible without additional synchronization $P_1 \qquad \longleftarrow 3 \text{m distance} \longrightarrow \qquad P_2$ $t_1 \colon *\mathbf{x} = \dots$ $\dots \qquad t_1 + 1 \text{ns:} \dots = \mathbf{x}$


Transport of x from P_1 to P_2 with speed 10c ???





Not weakly consis







Further Reading



- D. Culler et al. Parallel Computer Architecture, a Hardware/Software Approach. Morgan Kaufmann, 1998.
- J. Hennessy, D. Patterson: Computer Architecture, a Quantitative Approach, Second edition (1996) or later. Morgan Kaufmann.
- S. Adve, K. Gharachorloo: Shared memory consistency models: a tutorial. IEEE Computer, 1996.

44