Opcode [31:28]	Mnemonic Extension	Meaning	Condition flag state
0000	EQ	Equal	Z==1
0001	NE	Not equal	Z==0
0010	CS/HS	Carry set / unsigned higher or same	C==1
0011	CC/LO	Carry clear / unsigned lower	C==0
0100	MI	Minus / negative	N==1
0101	PL	Plus / positive or zero	N==0
0110	VS	Overflow	V==1
0111	VC	No overflow	V==0
1000	HI	Unsigned higher	(C==1) AND $(Z==0)$
1001	LS	Unsigned lower or same	(C==0) OR (Z==1)
1010	GE	Signed greater than or equal	N == V
1011	LT	Signed less than	N = V
1100	GT	Signed greater than	(Z==0) AND $(N==V)$
1101	LE	Signed less than or equal	(Z==1) OR $(N!=V)$
1110	AL	Always (unconditional)	Not applicable
1111	(NV)	Never	Obsolete, unpredictable in ARM7TDMI

Shifter Operands

	Syntax	Example
Immediate	# <immediate></immediate>	CMP R0, #7
Register	<rm></rm>	CMP RO, R1
Shifted Register	<rm>, LSL/LSR/ASR/ROR #<immediate></immediate></rm>	CMP R0, R1, LSL #7
	<rm>, LSL/LSR/ASR/ROR <rs></rs></rm>	CMP R0, R1, ROR R2
	<rm>, RRX</rm>	CMP R0, R1, RRX

Load/Store Register Addressing Modes (LDR/LDRB/STR/STRB)

Mode	Syntax	Effects
Base register with immediate	[Rn, #+/- <offset12>]</offset12>	memory_address = Rn +/- offset12
offset		Rn is unchanged after instruction
Base register with register	[Rn, +/- <rm>]</rm>	memory_address = Rn +/- Rm
offset		Rn is unchanged after instruction
Base register with shifted	[Rn, +/- <rm>, <shift> #<shift_immediate>]</shift_immediate></shift></rm>	memory_address = Rn +/- shifted_Rm
register offset		Rn is unchanged after instruction
Base register with immediate	[Rn, #+/- <offset12>]!</offset12>	memory_address = Rn +/- offset12
offset, pre-indexed		Rn = memory_address after instruction
Base register with register	[Rn, +/- <rm>]!</rm>	memory_address = Rn +/- Rm
offset, pre-indexed		Rn = memory_address after instruction
Base register with shifted	[Rn, +/- <rm>, <shift> #<shift_immediate>]!</shift_immediate></shift></rm>	memory_address = Rn +/- shifted_Rm
register offset, pre-indexed		Rn = memory_address after instruction
Base register with immediate	[Rn], #+/- <offset12></offset12>	memory_address = Rn
offset, post-indexed		Rn = Rn +/- offset12 after instruction
Base register with register	[Rn], +/- <rm></rm>	memory_address = Rn
offset, post-indexed		Rn = Rn +/- Rm after instruction
Base register with shifted	[Rn], +/- <rm>, <shift> #<shift_immediate></shift_immediate></shift></rm>	memory_address = Rn
register offset, post-indexed		Rn = Rn +/- shifted_Rm after instruction

The <shift> #<shift_immediate> fields can be one of LSL #0-31, LSR #1-32, ASR #1-32, ROR #1-32, RRX

Load/Store Register Addressing Modes (LDRSB, LDRH, LDRSH, STRH)

Mode	Syntax	Effects
Base register with immediate	[Rn, #+/- <offset8>]</offset8>	memory_address = Rn +/- offset8
offset		Rn is unchanged after instruction
Base register with register	[Rn, +/- <rm>]</rm>	memory_address = Rn +/- Rm
offset		Rn is unchanged after instruction
Base register with immediate	[Rn, #+/- <offset8>]!</offset8>	memory_address = Rn +/- offset8
offset, pre-indexed		Rn = memory_address after instruction
Base register with register	[Rn, +/- <rm>]!</rm>	memory_address = Rn +/- Rm
offset, pre-indexed		Rn = memory_address after instruction
Base register with immediate	[Rn], #+/- <offset8></offset8>	memory_address = Rn
offset, post-indexed		Rn = Rn +/- offset8 after instruction
Base register with register	[Rn], +/- <rm></rm>	memory_address = Rn
offset, post-indexed		Rn = Rn +/- Rm after instruction

Instruction Set

Syntax	RTL (if condition is met)	Flags
ADC{ <cond>}{S} <rd>, <rn>, <shifter_operand></shifter_operand></rn></rd></cond>	Rd ← Rn + shifter_operand + C	N, Z, V, C
ADD{ <cond>}{S} <rd>, <rn>, <shifter_operand></shifter_operand></rn></rd></cond>	Rd ← Rn + shifter_operand	N, Z, V, C
AND{ <cond>}{S} <rd>, <rn>, <shifter_operand></shifter_operand></rn></rd></cond>	Rd ← Rn AND shifter_operand	N, Z, C
B{ <cond>} <target_address></target_address></cond>	PC ← PC + (signed_immediate_24 << 2)	None
BL{ <cond>} <target_address></target_address></cond>	R14 ← address of next instruction (return address) PC ← PC + (signed_immediate_24 << 2)	None
BIC{ <cond>}{S} <rd>, <rn>, <shifter_operand></shifter_operand></rn></rd></cond>	Rd ← Rn AND NOT shifter_operand	N, Z
BX{ <cond>} <rm></rm></cond>	T flag ← Rm[0] PC ← Rm & 0xFFFFFFE	None
CMN{ <cond>} <rn>, <shifter_operand></shifter_operand></rn></cond>	Rn + shifter_operand	N, Z, V, C
CMP{ <cond>} <rn>, <shifter_operand></shifter_operand></rn></cond>	Rn - shifter_operand	N, Z, V, C
EOR{ <cond>}{S} <rd>, <rn>, <shifter_operand></shifter_operand></rn></rd></cond>	Rd ← Rn XOR shifter_operand	N, Z, C
LDM{ <cond>}<addressing_mode>, <rn>{!}, <registers></registers></rn></addressing_mode></cond>	start_address ← Rn for i = 0 to 14 if(register_list[i] == 1) Ri ← memory[next_address] if(register_list[15] == 1) PC ← memory[next_address] & 0xFFFFFFC if(writeback) Rn ← end_address	None
LDR{ <cond>} <rd>, <addressing_mode></addressing_mode></rd></cond>	Rd ← memory[memory_address] if(writeback) Rn ← end_address	None
LDRB{ <cond>} <rd>, <addressing_mode></addressing_mode></rd></cond>	Rd[7:0] ← memory[memory_address], Rd[31:8] ← 0 if(writeback) Rn ← end_address	
LDRH{ <cond>} <rd>, <addressing_mode></addressing_mode></rd></cond>	Rd[15:0] ← memory[memory_address], Rd[31:16] ← 0 if(writeback) Rn ← end_address	None
LDRSB{ <cond>} <rd>, <addressing_mode></addressing_mode></rd></cond>	Rd[7:0] ← memory[memory_address] Rd[31:8] ← Rd[7] (sign-extension) if(writeback) Rn ← end_address	None

Syntax	RTL (if condition is met)	Flags
LDRSH{ <cond>} <rd>, <addressing_mode></addressing_mode></rd></cond>	Rd[15:0] ← memory[memory_address], Rd[31:16] ← Rd[15] (sign-extension) if(writeback) Rn ← end_address	None
MLA{ <cond>}{S} <rd>, <rm>, <rs>, <rn></rn></rs></rm></rd></cond>	Rd ← Rn + (Rs • Rm)	N, Z (C unpredictable)
MOV{ <cond>}{S} <rd>, <shifter_operand></shifter_operand></rd></cond>	Rd ← shifter_operand if(S==1 and Rd==R15) CPSR ← SPSR	N, Z, C
MRS{ <cond>} <rd>, CPSR/SPSR</rd></cond>	Rd ← CPSR/SPSR	None
MSR{ <cond>} SPSR_/CPSR_<fields>, #<immediate> MSR{<cond>} SPSR_/CPSR_<fields>, <rm></rm></fields></cond></immediate></fields></cond>	CPSR/SPSR ← immediate/register value	N/A
MUL{ <cond>}{S} <rd>, <rm>, <rs></rs></rm></rd></cond>	Rd ← Rs • Rm	N, Z (C unpredictable)
MVN{ <cond>}{S} <rd>, <shifter_operand></shifter_operand></rd></cond>	Rd ← NOT shifter_operand if(S==1 and Rd==R15) CPSR ← SPSR	N, Z, C
ORR{ <cond>}{S} <rd>, <rn>, <shifter_operand></shifter_operand></rn></rd></cond>	Rd ← Rn OR shifter_operand	N, Z, C
RSB{ <cond>}{S} <rd>, <rn>, <shifter_operand></shifter_operand></rn></rd></cond>	Rd ← shifter_operand - Rn	N, Z, V, C
RSC{ <cond>}{S} <rd>, <rn>, <shifter_operand></shifter_operand></rn></rd></cond>	Rd ← shifter_operand – Rn – NOT C	N, Z, V, C
SBC{ <cond>}{S} <rd>, <rn>, <shifter_operand></shifter_operand></rn></rd></cond>	Rd ← Rn - shifter_operand – NOT C	N, Z, V, C
SMLAL{ <cond>}{S} <rd_lsw>, <rd_msw>, <rm>, <rs></rs></rm></rd_msw></rd_lsw></cond>	Rd_MSW:Rd_LSW ← Rd_MSW:Rd_LSW + (Rs • Rm)	N, Z (V, C unpredictable)
SMULL{ <cond>}{S} <rd_lsw>, <rd_msw>, <rm>, <rs></rs></rm></rd_msw></rd_lsw></cond>	Rd_MSW:Rd_LSW ← Rs • Rm	N, Z (V, C unpredictable)
STM{ <cond>}<addressing_mode>, <rn>{!}, <registers></registers></rn></addressing_mode></cond>	start_address ← Rn for i = 0 to 15 if(register_list[i] == 1) memory[next_address] ← Ri if(writeback) Rn ← end_address	None
STR{ <cond>} <rd>, <addressing_mode></addressing_mode></rd></cond>	memory[memory_address] ← Rd if(writeback) Rn ← end_address	None
STRB{ <cond>} <rd>, <addressing_mode></addressing_mode></rd></cond>	memory[memory_address] ← Rd[7:0] if(writeback) Rn ← end_address	None

Syntax	RTL (if condition is met)	Flags
STRH{ <cond>} <rd>, <addressing_mode></addressing_mode></rd></cond>	memory[memory_address] ← Rd[15:0] if(writeback) Rn ← end_address	None
SUB{ <cond>}{S} <rd>, <rn>, <shifter_operand></shifter_operand></rn></rd></cond>	Rd ← Rn - shifter_operand	N, Z, V, C
SWI{ <cond>} <immediate_24></immediate_24></cond>	R14_svc \leftarrow address of next instruction after SWI instruction SPSR_svc \leftarrow CPSR ; save current CPSR CPSR[4:0] \leftarrow 10011b ; supervisor mode CPSR[5] \leftarrow 0 ; ARM execution CPSR[7] \leftarrow 1 ; disable interrupts PC \leftarrow 0x000000008 ; jump to exception vector	N/A
SWP{ <cond>} <rd>, <rm>, [<rn>]</rn></rm></rd></cond>	temp ← [Rn], [Rn] ← Rm, Rd ← temp	None
SWPB{ <cond>} <rd>, <rm>, [<rn>]</rn></rm></rd></cond>	temp ← [Rn], [Rn] ← Rm, Rd ← temp	None
TEQ{ <cond>} <rn>, <shifter_operand></shifter_operand></rn></cond>	Rn XOR shifter_operand	N, Z, C
TST{ <cond>} <rn>, <shifter_operand></shifter_operand></rn></cond>	Rn AND shifter_operand	N, Z, C
$\label{eq:umlal} $$ UMLAL{}{S} < Rd_LSW>, < Rd_MSW>, < Rm>, < Rs> $$$	Rd_MSW:Rd_LSW ← Rd_MSW:Rd_LSW + (Rs • Rm)	N, Z (V, C unpredictable)
UMULL{ <cond>}{S} <rd_lsw>, <rd_msw>, <rm>, <rs></rs></rm></rd_msw></rd_lsw></cond>	Rd_MSW:Rd_LSW ← Rs • Rm	N, Z (V, C unpredictable)

Pseudo-Instructions		
ADR{cond} <rd>, <label> ADRL{cond} <rd>, <label></label></rd></label></rd>	Rd ← label_address	
ASR{cond}{S} <rd>, <rm>, <rs> ASR{cond}{S} <rd>, <rm>, <#shift_count></rm></rd></rs></rm></rd>	Alternate syntax for MOV{S} <rd>, <rm>, ASR <rs> or <#shift_count> If Rm is not specified, it is assumed to be the same as Rd</rs></rm></rd>	
<pre>LDR{cond} <rd>, =<expression> LDR{cond} <rd>, =<label-expression></label-expression></rd></expression></rd></pre>	Assembler will try to encode as a MOV immediate. If it cannot, it will allocate a word initialized with the value and load from there using PC-relative addressing. If it is a label, the address of the label is stored in the literal pool and loaded from there.	
LSL{cond}{S} <rd>, <rm>, <rs> LSL{cond}{S} <rd>, <rm>, <#shift_count></rm></rd></rs></rm></rd>	Alternate syntax for MOV{S} <rd>, <rm>, LSL <rs> or <#shift_count> If Rm is not specified, it is assumed to be the same as Rd</rs></rm></rd>	
LSR{cond}{S} <rd>, <rm>, <rs> LSR{cond}{S} <rd>, <rm>, <#shift_count></rm></rd></rs></rm></rd>	Alternate syntax for MOV{S} <rd>, <rm>, LSR <rs> or <#shift_count> If Rm is not specified, it is assumed to be the same as Rd</rs></rm></rd>	
NOP	No operation – encoded as MOV R0, R0, LSL#0 (assembler dependent)	
POP{cond} reg_list	Implements FD stack (equivalent to LDMIA R13!, reg_list)	
PUSH{cond} reg_list	Implements FD stack (equivalent to STMDB R13!, reg_list)	
ROR{cond}{S} <rd>, <rm>, <rs> ROR{cond}{S} <rd>, <rm>, <#shift_count></rm></rd></rs></rm></rd>	Alternate syntax for MOV{S} <rd>, <rm>, ROR <rs> or <#shift_count> If Rm is not specified, it is assumed to be the same as Rd</rs></rm></rd>	
RRX{cond}{S} <rd>, <rm></rm></rd>	Alternate syntax for MOV{S} <rd>, <rm>, RRX If Rm is not specified, it is assumed to be the same as Rd</rm></rd>	