Addressing Mode 2			2
Immediate offset	[Rn,	#+/-12bit_Offset]	
Register offset	[Rn,	+/-Rm]]
Scaled register offset	[Rn,	+/-Rm, LSL #5bit_shift_imm]	
	[Rn,	+/-Rm, LSR #5bit_shift_imm]	
	[Rn,	+/-Rm, ASR #5bit_shift_imm]	
	[Rn,	+/-Rm, ROR #5bit_shift_imm]	
	[Rn,	+/-Rm, RRX]	
Pre-indexed offset			1
Immediate	[Rn,	#+/-12bit_Offset]!	
Register	[Rn,	+/-Rm]!]
Scaled register	[Rn,	+/-Rm, LSL #5bit_shift_imm]!	
	[Rn,	+/-Rm, LSR #5bit_shift_imm]!	
	[Rn,	+/-Rm, ASR #5bit_shift_imm]!	
	[Rn,	+/-Rm, ROR #5bit_shift_imm]!	
	[Rn,	+/-Rm, RRX]!	
Post-indexed offset			
Immediate	[Rn]	, #+/-12bit_Offset	2
Register	[Rn]	, +/-Rm	
Scaled register	[Rn]	, +/-Rm, LSL #5bit_shift_imm	
	[Rn]	, +/-Rm, LSR #5bit_shift_imm]
	[Rn]	, +/-Rm, ASR #5bit_shift_imm]
	[Rn]	, +/-Rm, ROR #5bit_shift_imm	(
	[Rn,	+/-Rm, RRX]	
Addressing Mode 3 - Sig	gned B	yte and Halfword Data Transfer	
Immediate offset [Rn, #	+/-8bit_Offset]	
Pre-indexed [Rn, #	+/-8bit_Offset]!	Ž
Pre-indexed [[Rn],	#+/-8bit_Offset]
Register [Rn, +	/-Rm]	1
Pre-indexed [Rn, +	/-Rm]!	
Post-indexed [[Rn],	+/-Rm	
Addressing Mode 5 - Cop	proces	sor Data Transfer	1
Immediate offset [Rn, #	+/-(8bit_Offset*4)]	1
Pre-indexed [Rn, #	+/-(8bit_Offset*4)]!]
Post-indexed [[Rn],	#+/-(8bit_Offset*4)	
			1

Addressing Mode 2 (Priv	vileged)
Immediate offset	[Rn, #+/-12bit_Offset]
Register offset	[Rn, +/-Rm]
Scaled register offset	[Rn, +/-Rm, LSL #5bit_shift_imm]
	[Rn, +/-Rm, LSR #5bit_shift_imm]
	[Rn, +/-Rm, ASR #5bit_shift_imm]
	[Rn, +/-Rm, ROR #5bit_shift_imm]
	[Rn, +/-Rm, RRX]
Post-indexed offset	
Immediate	[Rn], #+/-12bit_Offset
Register	[Rn], +/-Rm
Scaled register	[Rn], +/-Rm, LSL #5bit_shift_imm
	[Rn], +/-Rm, LSR #5bit_shift_imm
	[Rn], +/-Rm, ASR #5bit_shift_imm
	[Rn], +/-Rm, ROR #5bit_shift_imm
	[Rn, +/-Rm, RRX]
Addressing Mode 4	Stack Type Load Stack Type Store
IA Increment After	FD Full Descending EA Empty Ascending
IA Increment After IB Increment Before	FD Full Descending EA Empty Ascending ED Empty Descending FA Full Ascending
IB Increment Before	ED Empty Descending FA Full Ascending
IB Increment Before DA Decrement After	ED Empty Descending FA Full Ascending FA Full Ascending ED Empty Descending
IB Increment Before DA Decrement After DB Decrement Before	ED Empty Descending FA Full Ascending FA Full Ascending ED Empty Descending
IB Increment Before DA Decrement After DB Decrement Before Oprnd2	ED Empty Descending FA Full Ascending FA Full Ascending ED Empty Descending EA Empty Ascending FD Full Descending
IB Increment Before DA Decrement After DB Decrement Before Oprnd2 Immediate value	ED Empty Descending FA Full Ascending FA Full Ascending ED Empty Descending EA Empty Ascending FD Full Descending #32bit_Imm
IB Increment Before DA Decrement After DB Decrement Before Oprnd2 Immediate value Logical shift left	ED Empty Descending FA Full Ascending FA Full Ascending ED Empty Descending EA Empty Ascending FD Full Descending\ #32bit_Imm Rm LSL #5bit_Imm
IB Increment Before DA Decrement After DB Decrement Before Oprnd2 Immediate value Logical shift left Logical shift right	ED Empty Descending FA Full Ascending FA Full Ascending ED Empty Descending EA Empty Ascending FD Full Descending #32bit_Imm Rm LSL #5bit_Imm Rm LSR #5bit_Imm
IB Increment Before DA Decrement After DB Decrement Before Oprnd2 Immediate value Logical shift left Logical shift right Arithmetic shift right	ED Empty Descending FA Full Ascending FA Full Ascending ED Empty Descending EA Empty Ascending FD Full Descending\ #32bit_Imm Rm LSL #5bit_Imm Rm LSR #5bit_Imm Rm ASR #5bit_Imm
IB Increment Before DA Decrement After DB Decrement Before Oprnd2 Immediate value Logical shift left Logical shift right Arithmetic shift right Rotate right	ED Empty Descending FA Full Ascending FA Full Ascending ED Empty Descending EA Empty Ascending FD Full Descending #32bit_Imm Rm LSL #5bit_Imm Rm LSR #5bit_Imm Rm ASR #5bit_Imm Rm ROR #5bit_Imm
IB Increment Before DA Decrement After DB Decrement Before Oprnd2 Immediate value Logical shift left Logical shift right Arithmetic shift right Rotate right Register	ED Empty Descending FA Full Ascending FA Full Ascending ED Empty Descending EA Empty Ascending FD Full Descending #32bit_Imm Rm LSL #5bit_Imm Rm LSR #5bit_Imm Rm ASR #5bit_Imm Rm ROR #5bit_Imm Rm ROR #5bit_Imm
IB Increment Before DA Decrement After DB Decrement Before Oprnd2 Immediate value Logical shift left Logical shift right Arithmetic shift right Rotate right Register Logical shift left	ED Empty Descending FA Full Ascending FA Full Ascending ED Empty Descending EA Empty Ascending FD Full Descending #32bit_Imm Rm LSL #5bit_Imm Rm LSR #5bit_Imm Rm ASR #5bit_Imm Rm ROR #5bit_Imm Rm ROR #5bit_Imm Rm ROR #5bit_Imm
IB Increment Before DA Decrement After DB Decrement Before Oprnd2 Immediate value Logical shift left Logical shift right Arithmetic shift right Rotate right Register Logical shift left Logical shift left Logical shift right	ED Empty Descending FA Full Ascending FA Full Ascending ED Empty Descending EA Empty Ascending FD Full Descending #32bit_Imm Rm LSL #5bit_Imm Rm LSR #5bit_Imm Rm ASR #5bit_Imm Rm ROR #5bit_Imm Rm ROR #5bit_Imm Rm ROR #5bit_Imm









Quick Reference

Sistemas Embebidos I ISEL - DEETC Inverno 2010/2011 V1.1 Nuno Cancelo LEIC 31401

Source: http://infocenter.arm.com/help/topic/com.arm.doc.ddi0234b/BGEJCAFI.html

Current Program Status Register (CPSR)

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

N Z C V - - - - - - - - - - - - - - - - I F T Modo

Interrupção J | Int

Carry
Zero
Negative

Interrupção — Interrupção Prioritária — Conjunto de instruções Thumb — Modo de funcionamento do processador —

Field	
Suffix	Sets
_c	Control field mask bit (bit 3)
_f	Flags field mask bit (bit 0)
_s	Status field mask bit (bit 1)
_x	Extension field mask bit (bit 2)

Move						1	Loa
Move		MOV{cond}{S}	Rd,	<0p	end2>	V	VO1
Move NOT		MVN{cond}{S}	Rd,	<0p	end2>		VO1
Arithmetic							or:
Add		ADD{cond}{S}	Rd,	Rn,	<0prnd2>		3y1
Add with carry		ADC{cond}{S}	Rd,	Rn,	<0prnd2>		Byt or:
Subtract		SUB{cond}{S}	Rd,	Rn,	<oprnd2></oprnd2>	I	3yt
Subtract with car	ry	SBC{cond}{S}	Rd,	Rn,	<oprnd2></oprnd2>	I	la:
Sub reverse sub		RSB{cond}{S}	Rd,	Rn,	<0prnd2>	I	la:
Sub rev. Sub. w	arry	RSC{cond}{S}	Rd,	Rn,	<oprnd2></oprnd2>	N	٩u:
Multiply		MUL{cond}{S}	Rd,	Rm,	Rs	I	310
Multiply Accumula	ite	MLA{cond}{S}	Rd,	Rm,	Rs, Rn]	Ind
Multiply Unsigned	l Long	UMULL{cond}{	S} Ro	dLo,	RdHi, Rm,	Rs	Ind
Multiply Unsig. A	ccum Long	UMLAL { cond } { S	S} Ro	dLo,	RdHi, Rm,	Rs I	Dec
Multiply Signed I	ong	SMULL { cond } { S	S} Ro	dLo,	RdHi, Rm,	Rs I	Dec
Multiply signed a	ccum long	SMLAL { cond } { S	S} Ro	dLo,	RdHi, Rm,	Rs g	Sta
Compare		CMP{cond} Rd,	. <0p	ornd	2>	S	Sta
Compare negative		CMN{cond} Rd,	. <0p	ornd	2>	Ţ	Jse
Logical							Coi
Test		TST{cond} Rn,	. <0r	ornd2	2>	s	Sui
Test equivalence		TEQ{cond} Rn,	. <0p	ornd	2>	F	ΞQ
AND		AND{cond}{S}	Rd,	Rn,	<oprnd2></oprnd2>		NE.
EOR		EOR{cond}{S}	Rd,	Rn,	<oprnd2></oprnd2>		cs
ORR		ORR{cond}{S}	Rd,	Rn,	<oprnd2></oprnd2>		
Bit Clear		BIC{cond}{S}	Rd,	Rn,	<oprnd2></oprnd2>	(CC
Branch (Jump)						N	Ί
Branch	B{cond} la	bel				I	PL
with link	BL{cond} 1	abel				7	/S
Exch instr set	BX{cond} R	n				7	JС
Coprocessors						D	ro1
Data operations	CDP{cond}	p <cpnum>,<op1:< td=""><td>>, CR</td><td>d, C</td><td>Rn, CRm,<c< td=""><td>p2> 1</td><td>rol</td></c<></td></op1:<></cpnum>	>, CR	d, C	Rn, CRm, <c< td=""><td>p2> 1</td><td>rol</td></c<>	p2> 1	rol
Movto reg coproc	MRC{cond}p	<cpnum>,<op1></op1></cpnum>	,Rd,	CRn,	CRm, < op2>	I	rol
Movto coproc reg	MCR{cond}	p <cpnum>,<op1< td=""><td>>, Rd</td><td>, CR</td><td>n, CRm, <c< td=""><td>p2> 1</td><td>rol</td></c<></td></op1<></cpnum>	>, Rd	, CR	n, CRm, <c< td=""><td>p2> 1</td><td>rol</td></c<>	p2> 1	rol
Load	LDC{cond}	p <cpnum>, CRd</cpnum>	, <a_< td=""><td>_mod</td><td>e5></td><td>I</td><td>rol</td></a_<>	_mod	e5>	I	rol
Store	STC{cond}	p <cpnum>, CRd</cpnum>	, <a_< td=""><td>_mod</td><td>e5></td><td>I</td><td>rol</td></a_<>	_mod	e5>	I	rol
Key to Table						N	rol
{!}		se register a nt (Post -inde				.067	7ON 7ON
<immed_8r></immed_8r>		onstant, forme					
+/-, ^	+ or - (+	may be ommited	d),	^ se	ts the S b	oit	

Load	
Word	LDR{cond} Rd, <a_mode2></a_mode2>
Word user privilege	LDR{cond}T Rd, <a_mode2p></a_mode2p>
Byte	LDR{cond}B Rd, <a_mode2></a_mode2>
Byte user privilege	LDR{cond}BT Rd, <a_mode2p></a_mode2p>
Byte signed	LDR{cond}SB Rd, <a_mode3></a_mode3>
Halfword	LDR{cond}H Rd, <a_mode3></a_mode3>
Halfword signed	LDR{cond}SH Rd, <a_mode3></a_mode3>
Multiple	
Block data operati	ons
Increment Before	<pre>LDM(cond)IB Rd(!), <reglist>{^}</reglist></pre>
Increment After	LDM(cond)IA Rd(!), <reglist>{^}</reglist>
Decrement Before	LDM(cond)DB Rd(!), <reglist>{^}</reglist>
Decrement After	LDM(cond)DA Rd(!), <reglist>{^}</reglist>
Stack operations	<pre>LDM{cond}<a_mode4l> Rd{!}, <reglist></reglist></a_mode4l></pre>
Stack restoreCPSR	LDM{cond} <a_mode4l> Rd{!}, <reglist+pc>^</reglist+pc></a_mode4l>
User registers	LDM{cond} <a_mode4l> Rd, <reglist>^</reglist></a_mode4l>
Condition Field {cond	1}

Suffix	Description	Suffix	Description
EQ	Equal	HI	Unsigned higher
NE	Not equal	LS	Unsigned lower or same
CS	Unsigned higher or same	GE	Greater or equal
CC	Unsigned lower	LT	Less than
MI	Negative	GT	Greater than
PL	Positive or zero	LE	Less than or equal
VS	Overflow	AL	Always
VC	No overflow		
Move			
Move		MOV { c	ond}{S} Rd, <oprnd2></oprnd2>
		247727 (11 (2) P.1 - (0 10)

VS	Overflow	AL	Always
VC	No overflow		
Move			
Move			MOV{cond}{S} Rd, <oprnd2></oprnd2>
Move	NOT		MVN{cond}{S} Rd, <oprnd2></oprnd2>
Move	SPSR to Register		MRS{cond} Rd, SPSR
Move	CPSR to Register		MRS{cond} Rd, CPSR
Move	Register to SPSR		MSR{cond} SPSR{field}, Rm
Move	Register to SPSR		MSR{cond} CPSR{field}, Rm
Move	immediate to SPSR Flags		MSR{cond} SPSR_f, #32bit_Imm
Move	immediate to CPST Flags		MSR{cond} CPSR_f, #32bit_Imm

	(,, <u>-</u>
Word user priv	ilege STR{cond}T Rd, <a_mode2p></a_mode2p>
Byte	STR{cond}B Rd, <a_mode2></a_mode2>
Byte user priv	ilege STR{cond}BT Rd, <a_mode2p></a_mode2p>
Halfword	STR{cond}H Rd, <a_mode3></a_mode3>
Multiple	
Block data operations	
Increment Befor	re STM{cond}IB Rd{!}, <reglist>{^}</reglist>
Increment Afte	r STM{cond}IA Rd{!}, <reglist>{^}</reglist>
Decrement Befor	re STM{cond}DB Rd{!}, <reglist>{^}</reglist>
Decrement After	r STM{cond}DA Rd{!}, <reglist>{^}</reglist>
Stack operation	ns STM{cond} <a_mode4s> Rd{!}, <reglist></reglist></a_mode4s>
User registers	STM{cond} <a_mode4s> Rd{!}, <reglist>^</reglist></a_mode4s>
SWAP	
Word	SWP{cond} Rd, Rm, [Rn]
Byte	SWP{cond}B Rd, Rm, [Rn]
Software Inter:	rupt
Software Inter:	rupt SWI 24bit_Imm
Key to Tables	
{cond}	Refer to Table Condition Field {cond}
<oprnd2></oprnd2>	Refer to Table Oprnd2
{field}	Refer to Table Field
<reglist></reglist>	A comma-separated list of registers, enclosed in braces ({ and })
#32bit_Imm	A 32-bit constant, formed by right-rotating an 8-bit value by an even number of bits
<a_mode2></a_mode2>	Refer to Table Addressing Mode 2
<a_mode2p></a_mode2p>	Refer to Table Addressing Mode 2 (Privileged)
<a_mode3></a_mode3>	Refer to Table Addressing Mode 3
<a_mode4l s=""></a_mode4l>	Refer to Table Addressing Mode 4 (Load/Store)
<a_mode5></a_mode5>	Refer to Table Addressing Mode 5
S	Sets condition codes (optional)
В	Byte operation (optional)
Н	Halfword operation (optional)
Т	Forces address translation.

STR{cond} Rd, <a mode2>

Store

Word