
Ch 5 - Segre- tra) Cgsc Obsidal State




Menory · Capacitors US Fecusacy ) Capacita ) Pas = cinque (low cost congles interface lea Us owite; Ly drive bit lie tim un access fet fire stress Cap to a new voltage o cead: Ly prechase bit line fra in access for detect Snall Feed Gach Change in Six ling village y use pisitive fecabauh to Stre :- definctly

Listable Storage three Solationsi the endpoints are stable , middle point is metastable

Settable heavy Element 4 tts easy to scild settable Storage clement (later) Using a le-kent MUX D- Latch D: data inpot 6. gade input d: State output Output valid when; independently of Q' - Q=D Stable for TpD, independently of G (20) a stable for Tpp, independently of D

## D-Register



-> mabber chosed when slave open (vice-resa) Ly implies as continctual parte funcy a register + timing

Top: CL4 > Q

Top: CLU > Q

Top: CLU > Q

The proposited through

Th mask Las closed

Master Las closes

Master Las closes

guarentees master is closed

guarentees status before

allowing D to change

allowing D to change

## Single - Clock Synchronus Circilot

register > building block Continational agree Single periodic clock signal any all Cloched derices only one while value of register data inputs just between ising ease of clow period greate than every Condinadional lolary + sutup time Change Saved Stute after vise-indraing logic transitions have stopped