


Designing an Instruction Set

CH 9

von Neumann Model



* Express program as a seq of coded instructions
 ↳ memory holds data and instructions → binary data
 ↳ CPU fetches, interprets, and executes successive instructions of the program

Instructions

- each instruction has a **Program Counter**
 - ↳ address of instruction to be executed
- **operands** and **opcode** to be performed
- **source operands** and destination for the result
- in the von Neumann, instructions are executed sequentially

↳ ① Fetch instruction → ② decode instr. ↓

④ execute ← ③ read src operands
 ↓
 ⑤ write dst operands → ⑥ compute next PC

Instruction Set Architecture

contract between soft./hard.

- functional def. of operations and storage location
 - precise description of how soft. can invoke/access the
- ISA specifies what hardware does (not implementation)

DESIGN

- how many operations?
- what type/how much storage
- how to encode instructions?
- how to future proof?

optimize quantitatively
against benchmark
of common case (e.g. use)

Beta ISA

Storage

- processor: 32 registers
- main memory: 32-bit byte addresses
 - 4 bytes/word implies addresses are multiples of 4

Instruction Format:

opcode	r_c	r_n	r_b	unused
--------	-------	-------	-------	--------

opcode	r_c	r_n	16-bit signed constant
--------	-------	-------	------------------------

32 bits

- register and constant format
 - loads/stores → access memory
 - branches/jumps → change PC