

Performance  
Measures

CL7



# Control Structure Taxonomy

## Synchronous

## Asynchronous

### Globally Timed

- Centralized clocked FSM generates all control signals
- ↳ easy to design but fixed size internal can be wasteful (no data-dependent timing)

- Central control unit tailors current time slice to current tasks
- ↳ large systems lead to very complicated timing generation

### Locally Timed

- Start and Finish signals generated by each major subsystem, synchronously with global clock
- ↳ the best way to build large systems that have ind. timed components

- Each subsystem takes asynchronous Start, generates asynchronous Finish (perhaps using local clock)
- ↳ extra work is worth it in special cases

# Summary

**Latency (L)**  $\rightarrow$  time it takes for given input to arrive at output

**Throughput** = rate at which new outputs appear

\* For Combinational Circuits:

$$L = t_{PD}, \quad T = 1/2$$

**For K-pipelines ( $K > 0$ ):**

- $\rightarrow$  always have registers on outputs
- $\rightarrow$  K registers on every path from input to output
- $\rightarrow$  inputs available shortly after clock i, outputs after  $i+K$
- $\rightarrow$   $t_{CLK} = t_{PD, REG} + t_{PD}$  of slowest pipeline stage +  $t_{SETUP}$
- $\rightarrow$   $T = 1/t_{CLK}$ 
  - $\rightarrow$  more throughput  $\rightarrow$  split slowest pipeline stages
  - $\rightarrow$  use replication / interleaving if no further split possible
- $\rightarrow$   $L = K * t_{CLK} = K/T$ 
  - $\rightarrow$  pipelined latency  $\geq$  combinational latency