

CL 4 - Combinational Logic



Sum of Products

↳ any function can be built from
AND/OR/NOT

→ Inverter : $A \rightarrow \text{triangle with a bubble} \rightarrow Z = \bar{A}$

→ AND : $A, B \rightarrow \text{D-shaped gate} \rightarrow Z = A \cdot B$

→ OR : $A, B \rightarrow \text{C-shaped gate} \rightarrow Z = A + B$


Two Approaches for 2 inputs

↳ Chain \rightarrow propagation delay
increases linearly
with # of inputs


↳ Tree \rightarrow prop. delay increases
log, with # of inputs

More Building Blocks


↳ NAND;



↳ NOR;



↳ XOR;



* NAND and NOR are
not associative

* ↳ but they are universal

* * CMOS Logic inverting
logic

K-Maps

↳ truth table arranged so terms which differ by exactly one variable are adjacent to one another so we can see potential reductions


Implicants

↳ rectangle region in K-map has a value 1 and has a width/length of a power of 2

→ prime implicant → an implicant that is not completely contained in any other implicant

→ large the implicant, the smaller the product term


Muxes



S	D_1	D_0	Y
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1

for an N -input function,
need a 2^N input MUX

Decoder



k SELECT inputs

$N = 2^k$ DATA OUTPUTS

select inputs choose one of the D_i to assert high, all others to assert low

ROM (Read-only memory)

↳ 2-d array of decoders and selectors

↳ model: \rightarrow look up value of a function in a truth table

↳ input: address of a T.T entry

↳ ROM size = # of T.T entries

for N -inputs:

$2^N \times \# \text{ outputs}$