### Produced By:

# Commodore International Spare Parts GmbH Braunschweig, West Germany

# SERVICE MANUAL

# A500 PLUS INCLUDES A501 PLUS RAM EXPANDER

OCTOBER, 1991

PN-400420-01

#### INTERNATIONAL EDITION

SERVICE POLICY AND PART NUMBER INFORMATION MAY VARY ACCORDING TO COUNTRY. SOME PARTS MAY NOT BE AVAILABLE IN ALL COUNTRIES.

#### Commodore Business Machines, Inc.

1200 Wilson Drive, West Chester, Pennsylvania 19380 U.S.A.

Commodore makes no express or implied warranties with regard to the information contained herein. The information is made available solely on an as is basis, and the entire risk as to completeness, reliability, and accuracy is with the user. Commodore shall not be liable for any damages in connection with the use of the information contained herein. The listing of any available replacement part herein does not constitute in any case a recommendation, warranty or guaranty as to quality or suitability of such replacement part. Reproduction or use without express permission, of editorial or pictorial content, in any matter is prohibited.

This manual contains copyrighted and proprietary information. No part of this publication may be reproduced, stored in a retrieval system, or transmitted in any form or by any means, electronic, mechanical, photocopying, recording or otherwise, without the prior written permission of Commodore Electronics Limited.

Copyright © 1991 by Commodore Electronics Limited.

All rights reserved. Printed in U.S.A.

Reprinted with permission of North American Philips

# TABLE OF CONTENTS

### **A500 PLUS SPECIFICATIONS**

#### INTRODUCTION

The A500 Plus is a feature enhanced version of the A500 personal computer.

#### **FEATURES**

CPU: 7.16 MHz 68000 NTSC; 7.09 MHz 68000 PAL

Memory: 1 Megabyte standard expandable to 2 ME with addition of A501 Plus

Kickstart ROM: 512K (V2.04)

Mass Storage Memory: Internal, 3.5 inch FDD mounted on the right side, the same as the A500.

Additional Features: Real Time Clock (on-board) with battery backup.

#### **APPEARANCE**

The A500 Plus appearance shall be the same as the A500. A new logo plate has been added to distinguish "A500" from "A500 Plus". The color is the same light beige as the current A500.

#### WHAT'S ADDED

1 Meg on-board memory expandable to 2 Meg.

8375 FAT AGNUS which supports 2 Meg. of Chip RAM

On-board Real Time Clock

8373 ECS Denise

Full ECS support

V2.04 in ROM

#### **CUSTOM CHIPS**

The A500 Plus shall contain the same custom chip set as the A500, except for the 8375 2Meg. FAT AGNUS and 8373 ECS Denise.

#### SYSTEM I/O

#### EXTERNAL SYSTEM I/O

External floppy, Serial, Parallel, Mouse, Joystick, Stereo Audio Ports These Ports remain unchanged from their A500 counterparts.

#### **MEMORY MAP**

The A500 Plus Memory Map is the same as the A500 Memory Map.

#### **A501 PLUS SPECIFICATIONS**

#### **DESCRIPTION**

The A501 Plus is a memory expansion board for the Amiga 500 Plus personal computer. It has 1 MB of "chip" memory and interfaces directly to the A500 Plus memory expansion slot. Unlike the A501, the A501 Plus doesn't have a Real Time Clock (RTC), the A500 Plus has a built-in RTC.

The A501 can be used in either the A500 or A500 Plus personal computer, has 512K of memory and includes a Real Time Clock. The A500 maps the A501 into pseudo-fast memory while the A500 Plus maps it into chip memory. In addition, when used in an A500 Plus system, the internal (built-in) RTC is selected.

Both the A501 and A501 Plus uses the same printed circuit board (PCB). In the A501 Plus, the RTC and refresh feature components are not loaded.

#### **MEMORY TYPE**

The A501 Plus shall use 256K x 4 120ns DRAMs.

#### PIN DESCRIPTIONS

PIN DESCRIPTI	ONS	•	
PIN NAME	PIN NUMBER	SIGNAL DIRECTION	DESCRIPTION
+5 GND	1-2, 51-52 3-4, 21-22, 53-54		+ 5 Volts Signal Ground
<b>XDRD</b> (0-15)	5-20	I/O	Memory Data Bus
XDRA (0-8)	23-31	I	Memory Address Bus
/EXTICK	32		Active low. When this signal is asserted, it allows the A500 to detect the presence of an A501. The A501 Plus does not use this signal.
/XCLKS	33		Active low. When this signal is asserted, the external RTC is selected. This signal is not used in the A501 Plus.
/XOE	34	<b>I</b>	Active low. When this signal is asserted, data can be read from the expansion memory.
/XCASL	35		Active low. This signal strobes the column address into DRAMs and corresponds to the low byte of the data word.
/XCASU	36	I	Active low. This signal strobes the column address into the DRAMs and corresponds to the high byte of the data word.
/XRAS1	37		Active low. This signal strobes the row address into the DRAMs and corresponds to the upper 512K of the expansion RAM.
/XRAS0	38		Active low. This signal strobes the row address into the DRAMs and corresponds to the lower 512K of the expansion RAM.
/XWE	39	1	Active low. When this signal is asserted, data is written into the expansion memory.
NC	40, 56		Not connected.
XD (0-3)	41-44	I/O	RTC Data bus. These lines are not used in the A501 Plus.
XA (2-5)	45-48	<b>I</b> .	RTC Address Bus. These lines are not used in the A501 Plus.
/XCLKRD	49	I	Active low. When this signal is asserted, data can be read from the RTC. This signal is not used in the A501 Plus.
/XCLKWR	50		Active low. This signal strobes the data and address into the RTC. This signal is not used in the A501 Plus.
+ 12V	55	I	+ 12 Volts. This is used on the A501 to charge the battery. This line is not used on the A501 Plus.

### **A501 PLUS SPECIFICATIONS (Continued)**

#### FACTORY DEFAULT JUMPER SETTINGS

	JP1	JP2A	JP2B	JP3	JP9
A501	1-2 shorted	1-2 open	1-2 open	1-2 shorted	1-2 open
		2-3 shorted	2-3 shorted	1-2 shorted	
				1-1 open	
				2-2 open	
A501 Plus	1-2 shorted	1-2 shorted	1-2 shorted	1-2 shorted	1-2 open
	· ·	2-3 open	2-3 open	1-2 shorted	
	•	- -		1-1 open	
				2-2 open	

Jumper	Function
JP1	When 1-2 are shorted, /EXTICK detection is enabled. This jumper has no effect on the A501 Plus, because it does not use /EXTICK detection.
JP2A, JP2B	When 2-3 are shorted (1-2 open), it enables the refresh feature in the A501. Refresh components U11-U13 must be loaded in the A501. The refresh feature is only required on the A501 to compensate for refresh deficiencies in older revs of the A500.
JP3	Swaps upper and lower bank DRAMs. When 1-2 are shorted (1-1 and 2-2 open), /XRAS0 and /XRAS1 selects the lower and upper banks respectively. Conversely, when 1-1 and 2-2 are shorted, /XRAS0 selects the upper bank while /XRAS1 selects the lower bank RAMs.
JP9	Overwrites /XCLKS. When 1-2 are shorted, /XCLKS is permanently enabled and the A501 (external) RTC is always selected. This jumper is normally open. Selection of internal or external RTC is done by the A500 or A500 Plus via the /XCLKS line. RTC components U9, U11-U13, C9,

C11-C13, C911, C913, R911-R915, D11-D9123, BT9, TC9 and Y9 must be loaded in the A501.

#### **DIMENSIONS**

Length: 5.5 in. Width: 3.5 in.

#### **POWER**


+5VDC @330 mA MAX for A501 Plus @280 mA MAX for A501 +12VDC @15 mA MAX for A501 Not Used on A501 Plus


#### **ENVIRONMENT**

Operating Temperature 0 to +55°C

Humidity Up to 90% without condensation

### **AMIGA 500 PLUS MEMORY MAP**





#### THEORY OF OPERATION

The AMIGA 500 Plus computer is a high-performance system with advanced graphics and audio features. The principal hardware features consist of the 68000 microprocessor which runs at 7.2 MHz, 1MB RAM, expandable to 2MB, and configurable to 8MB, 2 parallel I/O chips, one control chip (GARY) and 3 custom VLSI chips that provide the unique capabilities for animation, graphics and sound.

#### 68000 MICROPROCESSOR

The 68000 is the CPU of the system. All other resources are under software control via control data issued from it. All 3 custom chips have control registers that are written by the 68000.

The 68000 communicates with the rest of the computer via its address bus, data bus and control lines. Notice that in the block diagram the 3 custom chips do not reside directly on the 68000 buses. When the 68000 starts a bus cycle that is intended for the custom chips or the display RAM, the bus control chip detects whether or not the display RAM buses are available. The control chip will not assert the acknowledge signal (/DTACK) back to the 68000 until the display RAM buses are available. Once the 68000 receives /DTACK it completes the bus cycle. Connecting the display RAM buses to the 68000 buses is discussed further in the section on bus control. Because the display RAM is capable of approximately twice the bandwidth of the 68000, the 68000 is usually not delayed by waiting for the display buses to become available.

The 68000 can fetch instructions from:

Display RAM

**ROM** 

The 68000 can read and write data directly to:

Display RAM

Parallel I/O Chips

3 Custom I.C.s

**ROM** 

The 68000 transmits data and control to and from the peripherals via the parallel I/O and the 3 custom chips.

7M is the processor clock to the 68000. C1, C3 and CDAC are used to clock the custom chips and determine the timing of signals to the memory arrays.

#### **ROM**

The ROM contains the kernel and DOS routines; it is  $128K \times 16$ .

#### PARALLEL I/O

The 2 multipurpose 8520 I/O chips provide the following:

I/O to and from the parallel port connector

Control lines to and from the joystick/mouse ports

A control line to the front panel LED

Internal control lines

Keyboard control lines, clock and data

Serial port control lines


Floppy disk interface control lines

Internal timers

These 2 chips reside on the 68000 buses and are read and written by the 68000.

### THEORY OF OPERATION (Continued)

### CPU SIGNAL SUMMARY



Signal Name	Mnemonic	Input/Output	Active State	Three State
Address Bus	A1-A23	Output	High	Yes
Data Bus	D0-D15	Input/Output	High	Yes
Address Strobe	$\overline{AS}$	Output	Low	Yes
Read/Write	$R/\overline{W}$	Output	Read-High Write-Low	Yes
Upper and Lower Data Strobes	$\overline{\text{UDS}}$ , $\overline{\text{LDS}}$	Output	Low	Yes
Data Transfer Acknowledge	DTACK	Input	Low	No
Bus Request	$\overline{BR}$	Input	Low	No
Bus Grant	$\overline{\mathrm{BG}}$	Output	Low	No
Bus Grant Acknowledge	<b>BGACK</b>	Input	Low	No
Interrupt Priority Level	IPLO, IPL1, IPL2	Input	Low	No
Bus Error	BERR	Input	Low	No
Reset	RESET	Input/Output	Low	No*
Halt	HALT	Input/Output	Low	No*
Enable	E	Output	High	No
Valid Memory Address	$\overline{\text{VMA}}$	Output	Low	Yes
Valid Peripheral Address	$\overline{\text{VPA}}$	Input	Low	No
Function Code Output	FC0, FC1, FC2	Output	High	Yes
Clock	CLK	Input	High	No
Power Input	Vcc	Input		
Ground	GND	Input	·	
		rnal to 68000		
*Open Drain	Ao is inte	iliai to occo		

#### THEORY OF OPERATION (Continued)

#### **CLOCKS GENERATOR**

The entire computer board is run synchronously to the 3.57954Mhz color clock (C1). This is accomplished by generating a number of sub-multiple frequencies from our master 28.63636Mhz crystal oscillator. The following are the primary clocks on the board:

Name	Description
C1	The 3.579545Mhz Color Clock
C2	C1 shifted 45 degrees later
C3	C1 shifted 90 degrees later
C4	C1 shifted 135 degrees later
7M	C1 XORed with C3* (7.15909Mhz)
DAC	7M shifted 90 degrees later

7M is the processor clock for the 68000 microprocessor. C1-C4 and DAC are used to clock the custom chips and for determining the timing of signals to the memory arrays.


The above frequencies are true for NTSC Amigas. A PAL Amiga will operate slightly slower, with a main clock of 28.37516Mhz. This is divided down to get 7M = 7.09379Mhz and C1 = 3.546895Mhz. A special circuit is required to take five fourths of C1 to derive the PAL colorburst frequency of 4.43361875Mhz.

The following clocks are available at the edge connector:

Name	Pin	Description
C3*	14	C3 inverted
CDAC	15	DAC equivalent
C1*	16	C1 inverted

Note that 7M (the processor clock) is not available at the connector; it can be easily generated by: C3\* XNOR C1\* = 7M equivalent

If you need a 14.31818Mhz synchronous clock, you can generate it by: (7Mequiv) XOR (CDAC) = 14M equivalent



#### THEORY OF OPERATION (Continued)

#### THE 3 CUSTOM CHIPS

The 3 custom chips provide very fast manipulation of graphics and audio data in the display RAM. All the major functions in the chips are DMA driven; that is, streams of data are moved between the custom chips and display RAM under DMA control. These streams of data are acted upon by the custom chips. Fat Agnus, custom chip #1, contains 25 dedicated purpose DMA counters.

The 3 chips have control registers which are usually loaded by the 68000. However, Fat Agnus also has the capability of loading control registers in the other 2 custom chips. When Fat Agnus performs a bus cycle, it outputs a code on the Register Address Bus telling the other 2 chips the nature of the bus cycle. This is necessary because many of the bus cycles provide data to or from the other 2 chips, thus they must cooperate appropriately.

In addition to manipulating data in the display RAM, the custom chips output streams of data to the video output circuits and audio output circuits, and they move data to and from the floppy disks and serial port.

Note that the display RAM buses can be completely isolated from the 68000 buses by Fat Agnus and Data Bus drivers. Thus, Fat Agnus can be performing a bus cycle on the display buses simultaneously with the 68000 performing a bus cycle on its buses. This parallelism increases throughout.

#### BUS CONTROL, ADDRESS/DATA MUX, ADDRESS DRIVER

The bus control logic resides in the control chip (GARY) and Fat Agnus. They provide 3 major functions, they:

Synchronize the 68000 to the current phase of C1

Arbitrate between the 68000 and Fat Agnus for the display buses

Generate DRAM timing for the video RAM bus drivers appropriate to the current cycle

Synchronizing the 68000 to C1 is straightforward, since the 68000 is clocked by 7M which is twice the frequency and synchronous to C1. If the 68000 starts a bus cycle in the wrong phase of C1, the bus control chip merely delays /DTACK long enough so that the 68000 will complete the bus cycle in the desired phase relationship to C1. This phase relationship is necessary because the custom chips and the display RAM are clocked by C1.

Arbitration is very simple. Fat Agnus tells the bus control prior to taking the display RAM buses by asserting an input to the control chip (GARY) called /DBR. Whenever Fat Agnus has the display buses and the 68000 wants them, the 68000 is held off by not giving it /DTACK. In this state the 68000 has no effect on the display buses until the bus controller enables the bus drivers.

Fat Agnus generates the DRAM timings and does all address multiplexing. If the 68000 is running a video memory cycle, its addresses are routed through Fat Agnus onto the multiplexed address lines. If the custom chips are running a memory cycle the addresses are routed to the multiplexed address lines from internal address register.

#### **DISPLAY RAM**

The display RAM is a 512K read/write memory that resides on the RAM address and RAM data buses. It is expandable to 1M bytes by the addition of the RAM expansion module. It is implemented using standard  $256K \times 1$  dynamic RAMs, refreshed by Fat Agnus.

The display RAM is really used for much more than just holding graphics data. It also stores code and data for the 68000.

#### **CUSTOM CONTROL CHIPS**

The Amiga's animation, graphics and sound are produced by three custom chips. Fat Agnus (8375), High Res Denise (8373) and Paula (8364). A fourth custom chip, Gary serves as the control chip. The following pages include feature lists, and block diagrams for these chips.

#### 8375 AGNUS 2MEG

#### **GENERAL**


This device is an address generator type IC. Its main function is as a RAM address generator and register address encoder that shall produce all DMA addresses for 25 channels.

The block diagram for this device shows the DMA control and address bus logic. The output of each controller indicates the number of DMA channels driving the Register Address Encoder and RAM Address Generator.

The RAM Address Generator contains an 20 bit pointer register for each of the 25 DMA channels and also it contains pointer restart (backup) registers and jump registers for six (6) of the channels. A full 20 bit adder carries out the pointer increments and adds for jumps.

The priority control logic looks at the pipe-lined DMA request from each controller and stages the DMA cycles based upon their programmed priority and sync counter time slot. Then it signals the processor to get off the bus by asserting the DBR line. The following is a brief description of the device's major operational modes.

A control register determines which 256 possible logic operations is to be performed as the source images are combined and how far they are to be moved (Barrel shifted). In addition to the image combining and movement powers, the Blitter can be programmed to do line drawing or area fill between lines.



Agnus 8375 Block Diagram

#### BLITTER

The procedure for moving and combining bit mapped images in memory received the name Bit Blit from a computer instruction that did block transfers of data on bit boundaries. These routines became known as Bit Blitters or Blitters. The Blitter DMA Controller is preloaded with the address and size of three (3) source images (A,B, and C) and one (1) destination (D) in the dynamic RAM. These images can be as small as a single character or as large as twice the screen size. They can be full images or smaller windows of a larger image. The actual pixel resolution is controlled by the BLTSIZE (BLTSIZH and BLTSIZV) registers which contain up to 15 bits for the image height (15 bits = 32K dots max.) and up to 11 bits for the image width (11 bits = 2k words = 32K pixels max.). After one word of each source image is sequentially loaded into the source buffer (A, B, C) they are shifted and then combined together in the logic unit to perform image movement overlay, masking, and replacements. The result is captured in the destination buffer (D) and sent back to the RAM memory destination address. This operation is repeated until the complete image has been processed. The unit has extensive pipelining to allow for shifter and logic unit propagation time, while the next set of source words is being fetched.

#### 8375 AGNUS (Continued)

#### **BITPLANE ADDRESSING**

Some computer bitmap displays are organized so that the bitplanes for each pixel are all located within the same address. This is called pixel addressing. If the entire data word of one address is used for a single pixel with 8 bit planes, the data word will look like this. (numbers are bitplanes): 12345678------

The data compression can be improved by packing more than one pixel into a single address like this: 1234567812345678 or like this, if there are only 4 bitplanes: 123412341234

The IC device, uses a bitmap technique called Bitplane Addressing. This separates the bitplanes in memory. To create a 4 plane (16 color) image, the bitplane display DMA channels fetch from 4 separate areas of memory like this:

These are held in buffer register and are used together as pixels, one bit at a time, by the display (left to right).

This technique allows reduced odd numbers of bitplanes (such as 3 or 5) while maintaining packing efficiency and speed. It also allows grouping bitplanes into 2 separate images, each with independent hardware high speed image manipulation, line draw, and area fill.

#### DMA CHANNEL FUNCTIONS

Each channel has an 20 bit RAM address pointer that is placed on the MA memory address bus, and is used to select the location of the DMA data transfer from anywhere in 1M words (2M bytes) of RAM.

An eight (8) bit destination address is simultaneously placed on the register address bus (RGA), sending the data to the corresponding register.

In a typical DMA channel, almost all channels have DRAM as source and chip registers as destination.

The pointer must be preloaded and is automatically incremented each time a data transfer occurs.

Each controller utilizes one or more of these DMA channels for its own purposes. The following is a brief summary of these controllers and the DMA channels they use.

#### A-Blitter (four (4) channels)

The Blitter uses four (4) DMA channels, Three source and one (1) destination as previously described.

Once the Blitter has been started, the four (4) DMA channels are synchronized and pipelined to automatically handle the data transfers without further processor intervention. The images manipulated in memory, independent of the display (bitplane DMA).

#### **B-Bitplane** (six (6) channels)

The bitplane controller continuously (during display) transfers display data from memory to display buffer registers. There are six (6) DMA channels to handle the data from six (6) independent bit planes. The buffers convert this bitplane data into pixel data for the display.

#### C-Copper (one (1) channel)

The Copper is a co-processor that uses one of the DMA channels to fetch its instructions. The DMA pointer is the instruction counter and must be preloaded with the starting address of the Copper's instructions.

The Copper can move (write) data into chip registers. It can skip, jump, and wait (halt). These simple instructions give great power and flexibility because of the following features.

When Copper is halted, it is off the data bus, using no bus cycles until the wait is over. The programmed wait value is compared to a counter that keeps track of the TV beam position (beam counter) and when they are equal, the Copper will resume fetching instructions.

It can cause interrupts, reload the color registers, start the Blitter or service the audio. It can modify almost any register inside or outside the IC device, based on the TV screen coordinates given by the Beam Counter and the actual address encoded on the RGA Bus.

#### 8375 AGNUS (Continued)

#### **DMA CHANNEL FUNCTIONS (Continued)**

#### **D-Audio** (four (4) channels)

There are four (4) audio channels, all of which are located outside of the audio DMA Controller section of Agnus. Each controller is independent and uses one DMA channel from the DMA Controller and fetches its data during a dedicated timing slot within horizontal blanking. This is accomplished by a controller asserting the DMAL input on the DMA Controller.

#### E-Sprites (eight (8) channels)

There are eight (8) independent Sprite controllers, each with its own DMA channel and its own dedicated time slot for DMA data transfer. Sprites are line buffered objects that can move very fast because their positions are controlled hardware registers and comparators.

Each sprite has two (2) sixteen bit data registers that define a 16 pixel wide Sprite with 4 colors. Each has a horizontal position register, a vertical start position register and a vertical stop position register. This allows variable vertical size sprites.

The Sprite DMA controller fetches image and position data automatically from anywhere in 2 Megabytes of memory depending on device pin configuration.

Sprites can be run automatically in DMA mode or they can be loaded and controlled by the microprocessor.

Each Sprite can be re-used vertically as often as desired. Horizontal re-using is also allowed with microprocessor control.

#### F-Disk (one (1) channel)

The disk controller, which is located outside of the DMA, uses a single DMA channel from the device. The controller uses the DMA time slot for data transfer and can read or write a block of data up to 128K anywhere in 2 Megabytes of memory depending on device pin configuration.

#### G-Memory Refresh (one (1) channel)

The refresh controller uses a single DMA channel with its own time slots. It places RAS addresses on the memory address bus (MA) during these slots, in order to refresh the dynamic RAM. Memory is refreshed on every raster line.

During the DMA no data transfer actually takes place. The register address bus (RGA) is used to supply video synchronizing codes. At this time RAS1\* and RAS are low. CASU\* and CASL\* are inactive during this cycle.

#### RAM AND REGISTER ADDRESSING


The device generates RAM addresses from two sources, the processor or the device performing DMA cycles. The processor accesses RAM whenever AS\* and RAMEN\* are both low. At this time, the device also multiplexes the processor address (A1-A20) onto the MA bus. During row address time A9-A17 and A19 are placed onto MA0-MA8, MA9, respectively; during column address time A1-A8, A18 and A20 are placed onto MA0-MA7, MA8 and MA9, respectively. In the 1 meg configuration, A19 is still used to determine the RAS line to be asserted. If A19 is low RAS0\* is active and if high RAS1\* is active. In the 2 meg option RAS will always be active on a RAM access. The IC will assert CASL\* if LDS\* is low or CASU\* if UDS\* is low.

When the device needs to do a DMA cycle, the device disables the processor from accessing RAM by asserting the Data Bus Request Line (DBR\*). At this time, the device multiplexes its generated RAM address onto the MA lines and will activate RAS and the proper RASO\* or RAS1\* line unless it is a refresh cycle where all RAS lines are active. During a DMA cycle, the IC device will also assert both CASU\* and CASL\*, unless it is a refresh cycle where they both remain inactive.

The device also generates RGA addresses from either the processor or device DMAs, each of which is selected by an internal multiplexer. This multiplexer allows the processor to perform a register read/write access when AS\* and RGEN\* are both low. The device then takes the low order byte of the processor address A1 to A8 and reflects its value on the RGA output bus RGA1 to RGA8. The device will reflect the status of PRW input on the RRW output line, to indicate a memory read or write operation.

During a device DMA cycle, the device prevents the processor from doing a register access by asserting the DBR\* line. The device will then place the contents of its register address encoder onto the RGA bus.

### 8375 AGNUS (Continued)



Clock Relations

### CLOCK RELATIONS (Refer to Figure above)

	SYMBOL	MIN	MAX	UNIT
2.4.1 28MHz clock cycle	t28MC 34.57	35.27		ns
2.4.2 28MHz clock high	t28MHi 12.0	22.9		ns
2.4.3 28MHz clock low	t28MLo 12.0	22.9		ns
2.4.4 CCK clock cycle	teye	260	290	ns
2.4.5 CCK clock high	tch	130	150	ns
2.4.6 CCK clock low	tcl	130	150	ns
2.4.7 CCK-CCKQ clock separation	tcq	65	75	ns
2.4.8 7MHz clock cycle	t7MC	130	150	ns
2.4.9 7MHz clock high	t7MHi	65	75	ns
2.4.10 7MHz clock low	t7MLo	65	75	ns
2.4.11 7MHz-CDACQ clock separation	t7MQ	30	40	ns
2.4.12 CCK to 7MHz delay	tc7M	0	15	ns
2.4.13 CCKQ to 7MHz delay	tq7M	0	15	ns
2.4.14 Clock rise time	tr	0	10	ns
2.4.15 Clock fall time	tf	0	10	ns


### 8373 DENISE HI RES

#### **MAIN FUNCTIONS**

- Display data buffer, encode display object to RGB colors.
- Bitplane & Sprite display. Parallel data from data bus is retained in six (6) Bitplane and eight pairs of Sprite data buffers.
- Bitplane Data loaded and serialized during display activity.
- Sprite Data loaded during display inactivity individual serialization occurs when Sprite position Compare logic detects equality between the Sync Counter and any Sprite Position Register.
- Six (6) lines of Bitplane & eight (8) pairs of serial data go to Priority control logic which selects only one (1) of the Sprites or one (1) of the separate Bitmap images to produce the five (5) bit color select code at its output. This five (5) bit code then selects one of the thirty-two (32) color registers to produce the twelve (12) bit RGB video output.
- The Bitplane and Sprite serial lines also go to the Collision Detect Logic, which detects real time coincidence between them, and sets appropriate bits in the Collision Storage register. This register is read and cleared by the 68000.
- The four (4) "mouse counters" are controlled by the two (2) mouse-joystick connectors. These count the pulses representing the horizontal and vertical motion of two (2) "mouse" controllers, and are read by the 68000.

#### **CHIP ELEMENTS**

32 Color Registers; Bitplane Priority and Control Registers; Color Select Decoder; Priority Control Logic; 16 Sprite Serial Lines; Sprite Data Registers; Bit Plane Control Registers; Two (2) Mouse Connectors; Sprite Position Compare Logic; Sprite Horizontal Control Registers; Bit Plane Serializer Collision Detect Logic; Collision Control Register; Collision Storage Register; Buffer — Data Bus; Buffer — Register Address Decode; Bit Plane Data Registers Video: RGB; Sprite Serialization.



Denise Block Diagram

### **8364 PAULA**

Paula is the Port, Audio and Uart chip. Its main function is the four audio channels. It also contains the I/O ports, (Disk and Pots), Serial Port (Uart), and the Interrupt Control and Status Register.

#### **D TO A CONVERTERS**

The four audio channels each have a DMA pointer register, data register, period, (frequency), register and volume register. Each channel has an on chip D to A (digital to analog) converter on the output. The four channels are grouped into a right and left audio output.

#### DISK CONTROL

The disk controller has registers for data read, data write and control. It also contains a Precompensation Output circuit, a Data separator input circuit with a digital phase lock loop.

#### **UART CONTROL**

The serial port uart included in Paula contains Data registers, Control registers, Transmit, (TRN), and receive registers.

#### POT CONTROL


The four pot ports are general purpose I/O ports. They have counters for simple A to D (digital to analog) conversion of an external capacitor charging, which could also be used for analog joystick controllers.

#### INTERRUPT CONTROL

The audio, disk and uart controllers all set their own Interrupt Status register bits.

#### DMA REQUEST LOGIC

The audio and disk controllers also go to the DMA request logic, (remember: they are DMA users), causing the DMAL signal to request DMA cycles from Agnus.




Paula Block Diagram

### GARY CUSTOM CONTROL CHIP


#### **FEATURES**


- Provides all bus control signals.
- Provides all address decoding.
- Generates the 68000 VPA signal.
- Handles some of the floppy circuitry.
- Provides keyboard reset interface.


For signal descriptions, see Schematic #312813, sheet 1 of 10



#### **GARY BLOCK DIAGRAM**







## Commodore International Spare Parts List A500 PLUS SHIPPING ASSEMBLIES

Commodore part numbers are provided for reference only and do not indicate the availability of spare parts from Commodore. Industry standard parts (Resistors, Capacitors, Connectors) should be secured locally. Part number information may vary according to country, some parts may not be available in all countries. Part Numbers are subject to change, see Parts (Section 2) of current Techtopics for current numbers.

SHIPPING	ASSY A500 PLUS		ASSY A500 PLUS (Continued)
535008-01		315938-01	SOFTWARE SUB ASSY U.S.
			SOFTWARE SUB ASSY CN
35000 OE	CN UK GR FR IT SP SG SF AU (NOT USED)	315938-03	
EUU0 U1	l CD	315938-04	
5000-04 5000 05	un I co	315938-05	
CU-000C	I'T	315938-06	
5008-06			
5008-07		315938-07	
5008-08	SG	315938-08	
5008-09	SF	315938-09	
5008-10	AU (NOT USED) NR SD FN NE DN BF BD (NOT USED) AL		SOFTWARE SUB ASSY NR
5008-11	NR		SOFTWARE SUB ASSY SD
5008-12	SD		SOFTWARE SUB ASSY FN
5008-13	l FN	315938-13	SOFTWARE SUB ASSY NE
5008-14	NF	315938-14	SOFTWARE SUB ASSY DN
5008-15	DNI		SOFTWARE SUB ASSY BF
5000-13 5000-15		R I	SOFTWARE SUB ASSY AL
5000-10	DD (NOT LICED)		SOFTWARE SUB ASSY PG
C000-17	DD (NOT OSED)		QUICK CONNECT FOR A500
	173=		INTRODUCING THE A500 ENGLISH
	CEL (NOT USED)		
35008-20			INTRODUCING THE A500 GERMAN
	BOX MASTER SHIPPING A500 PLUS (SUB FOR 319999-03)		INTRODUCING THE A500 FR
	BOX PACKING A500 PLUS		INTRODUCING THE A500 IT
3642-01	MAIN ASSY US/CN		INTRODUCING THE A500 SP
3642-02	MAIN ASSY GR/AU	368388-01	INTRODUCING THE A500 NR
3642-03	MAIN ASSY FR/BE	368389-01	INTRODUCING THE A500 SW
3642-04	MAIN ASSY SD/FN	368390-01	INTRODUCING THE A500 FINNISH
3642-05	MAIN ASSY SP		INTRODUCING THE A500 DUTCH
3642-06	MAIN ASSV DAI		INTRODUCING THE A500 DANISH
22642.07	MAIN ASSY US/CN MAIN ASSY GR/AU MAIN ASSY FR/BE MAIN ASSY SD/FN MAIN ASSY SP MAIN ASSY DN		INTRODUCING THE A500 PORTUGUESE
20042-07	MAIN ASSY SEV MAIN ASSY NR		QUICK CONNECT GUIDE A500 GERMAN
33042-08	MAIN ASSY NK		QUICK CONNECT GUIDE A500 FR
	MAIN ASSY NE/AL		• · · · · · · · · · · · · · · · · · · ·
	MAIN ASSY UK	368400-01	
3642-11	MAIN ASSY IT	368401-01	
3642-12	MAIN ASSY PG		QUICK CONNECT GUIDE A500 NORWEGIAN
3642-99	MAIN ASSY BLANK KEYBOARD	368405-01	QUICK CONNECT GUIDE A500 SWEDISH
	POLYBAG ANTI STATIC	368406-01	QUICK CONNECT GUIDE A500 FINNISH
	BAG DRYING AGENT	368407-01	QUICK CONNECT GUIDE A500 DUTCH
			QUICK CONNECT GUIDE A500 DANISH
2583-02	ENDCAP RIGHT		QUICK CONNECT GUIDE A500 PORTUGUESE
	ENDCAP LEFT ENDCAP RIGHT MILL BOARD WITH FOAM		acian deliting, delication of the same
	POWER SUPPLY UL/CSA 110V		
2000-01	LUMACU ONLICE OFFICE OF	11	
	POWER SUPPLY MSI 240V	11	
	POWER SUPPLY VDE 220V	11	
	POWER SUPPLY SEV 220V	<b>!</b>	
	POWER SUPPLY SAA 220V		
	MOUSE ASSY		
0925-01	CABEL 25 PIN SCART TO 23 PIN D SUB W/2 R FOR TV CONN	11	
	GLUE WHITE	11	
	MILLBOARD	1 1	
	SEAL TAMPER EVIDENT (PLACE ON BOX FLAPS)	<b>!</b> ]	
	PLASTIC HANDLE	11	
	ADHESIVE TAPE TRANSPARENT 50MM (ON MASTER SHIP BOX FLAPS)	I I	
	BOX ACCESSORY	<b>!</b>	
	SPACER CARDBOARD	!	,
	SHEET TOP/BOTTOM	] [	ner -
2264-01	SHEET SIDE	] ]	
0500 04	POWER PLUG FUSED U.K.	1 1	

# **Commodore International Spare Parts List** A500 PLUS MAJOR ASSEMBLIES

Commodore part numbers are provided for reference only and do not indicate the availability of spare parts from Commodore. Industry standard parts (Resistors, Capacitors, Connectors) should be secured locally. Part number information may vary according to country, some parts may not be available in all countries.

MAIN ASSY	A500 PLUS		SUMER SOFTWARE SUB ASSEMBLY V2.0
363642-01	MAIN ASSY A500 PLUS U.S./CANADA	315938-01	AMIGA CONSUMER SOFTWARE SUB ASSEMBLY U.S.A.
363642-02	MAIN ASSY A500 PLUS GERMANY/AUSTRIA MAIN ASSY A500 PLUS FRANCE/BELGIUM MAIN ASSY A500 PLUS SWEDEN/FINLAND MAIN ASSY A500 PLUS SWEDEN/FINLAND	315938-02	AMIGA CONSUMER SOFTWARE SUB ASSEMBLY CANADA
363642-03	MAIN ASSY A500 PLUS ERANCE/BELGIUM	315938-03	AMIGA CONSUMER SOFTWARE SUB ASSEMBLY U.K.
262642 04	MAIN ASSV ASOO PLUS SWEDEN/FINI AND	315938-04	
000042-04	MAIN ASSY A500 PLUS SWEDEN/FINLAND MAIN ASSY A500 PLUS SPAIN/S. AMERICA MAIN ASSY A500 PLUS DENMARK MAIN ASSY A500 PLUS SWITZERLAND MAIN ASSY A500 PLUS NORWAY MAIN ASSY A500 PLUS NETHERLANDS MAIN ASSY A500 PLUS U.K. MAIN ASSY A500 PLUS ITALY MAIN ASSY A500 PLUS PORTUGAL MAIN ASSY A500 PLUS BLANK KEYBOARD PAL BOTTOM CASE	315938-05	
303042-03	MAIN ACCY ACO DILIC DENMADY	315938-06	l
363642-06	MAIN AGGY AGGO BLUG CHITTERIAND	315938-07	
363642-07	MAIN ASSY ASOU PLUS SWITZERLAND	315938-08	1
363642-08	MAIN ASSY A500 PLUS NURWAY		
363642-09	MAIN ASSY A500 PLUS NETHERLANDS	315938-09	
363642-10	MAIN ASSY A500 PLUS U.K.	315938-10	
363642-11	MAIN ASSY A500 PLUS ITALY	315938-11	AMIGA CONSUMER SOFTWARE SUB ASSEMBLY SWEDEN
363642-12	MAIN ASSY A500 PLUS PORTUGAL	315938-12	AMIGA CONSUMER SOFTWARE SUB ASSEMBLY FINLAND
363642-99	MAIN ASSY A500 PLUS BLANK KEYBOARD PAL	315938-13	AMIGA CONSUMER SOFTWARE SUB ASSEMBLY NETHERLANDS
312506-01	BOTTOM CASE	315938-14	AMIGA CONSUMER SOFTWARE SUB ASSEMBLY DENMARK
332358-01	TOP SHIELD	315938-15	AMIGA CONSUMER SOFTWARE SUB ASSEMBLY BELGIUM-FRENCH
312504-02	TOP SHIFLD (SUB FOR 332358-01 & 332359-01)	315938-16	AMIGA CONSUMER SOFTWARE SUB ASSEMBLY AUSTRALIA
332359-01	TOP SHIELD 68000 LID (USE W/332358-01)	315938-17	AMIGA CONSUMER SOFTWARE SUB ASSEMBLY PORTUGAL
312589-01	INCLUDATION SHEET	368244-01	MANUAL USING THE AMIGA WORKBENCH ENGLISH
012009-01	DOTTOM CHIEFD	367813-01	DISK ASSY WORKBENCH 2.04 U.S. (INTERNATIONAL) 3.5"
312590-01	BUTTUN SHIELD	367814-01	DISK ASSY WORKBENCH 2.04 CANADIAN-FRENCH 3.5"
312594-01	BOTTOM CASE TOP SHIELD TOP SHIELD (SUB FOR 332358-01 & 332359-01) TOP SHIELD (8000 LID (USE W/332358-01) INSULATION SHEET BOTTOM SHIELD DISK DRIVE ASSY CHINON DISK DRIVE ASSY PANASONIC (SUB FOR 312594-01)		DISK ASSY WORKBENCH 2.04 U.K. 3.5"
312594-02	DISK URIVE ASSY PANASONIC (SUB FUR 312594-UT)		
312812-01	PCB ASSY A500 PLUS REV 8 PAL		DISK ASSY WORKBENCH 2.04 GERMAN 3.5"
312812-02	DISK DRIVE ASSY CHINON DISK DRIVE ASSY PANASONIC (SUB FOR 312594-01) PCB ASSY A500 PLUS REV 8 PAL PCB ASSY A500 PLUS REV 8 NTSC RF SHIELD EXPANSION KEYBOARD ASSY U.S./CAN KEYBOARD ASSY GR/AU	367817-01	<b>.</b>
327038-01	rf shield expansion	367818-01	1
312502-01	KEYBOARD ASSY U.S./CAN	367819-01	
312502-02	KEYBOARD ASSY GR/AU	367820-01	DISK ASSY WORKBENCH 2.04 SWISS 3.5"
312502-02	KEVROARD ASSV FR/RE	367821-01	DISK ASSY WORKBENCH 2.04 NORWEGIAN 3.5"
212502-03	KENDUND VOON ILANDE	367822-01	DISK ASSY WORKBENCH 2.04 SWEDISH/FINNISH 3.5"
312302-04	KEYBOARD ASSY GR/AU KEYBOARD ASSY FR/BE KEYBOARD ASSY IT KEYBOARD ASSY SD/FN KEYBOARD ASSY SP		DISK ASSY WORKBENCH 2.04 DANISH 3.5"
312502-05	KETBUARU AGOT GUIFIN		DISK ASSY EXTRAS 2.04 INTERNATIONAL 3.5"
312502-06	KEYBOARD ASSY SP	367825-01	DISK ASSY FONTS 2.04 INTERNATIONAL 3.5"
312502-07	KEYBOARD ASSY DN KEYBOARD ASSY SEV		
312502-08	KEYBOARD ASSY SEV	318843-01	
312502-09	KEYBOARD ASSY NR		SOFTWARE LICENSE AGREEMENT ENGLISH
312502-12	KEYBOARD ASSY UK		SOFTWARE LICENSE AGREEMENT GERMAN
	KEYBOARD ASSY BLANK	380913-02	POLY BAG CATCH 120MM X 170MM
	KEYBOARD SUPPORT	400808-01	SERVICE SUB ASSY A500 SERIES
		318882-01	CARD WARRANTY CANADA
390251-03	JACKPOST STANDOFF (SUB FOR 390251-01)	325249-01	CARD WARRANTY U.K.
324530-02	JACKPOST STANDOFF (SUB FOR 390251-01)	320046-06	CARD WARRANTY GERMANY
3001/6-01	SCREW TORQUE #5 X 5/16 LG STEEL (QTY 4) USE ON TOP SHIELD & RF		CARD WARRANTY FRANCE
200177 01	SCREW TORQUE #5 X 5/16 LG (SUB FOR 390146-01)		CARD WARRANTY SWITZERLAND
	SCREW PAN HEAD 2.9 X 8 SELF TAPPING (SUB FOR 390146-01)		CARD WARRANTY AUSTRALIA
906883-03	SUREW PAIN HEAD 2.9 & 0 SELF TAPPING (SUB FUN SEUTHURI)		CARD DISK REPLACEMENT U.S.
906800-03	SCREW METRIC M3 X 8.0 SELF TAPPING (QTY 4 — USE W/312594-01)		CARD DISK REPLACEMENT CANADA
252177-01	SPADE TERMINAL MALE		
905650-11	LOCK WASHER EXTERNAL TOOTH		MANUAL USING THE AMIGA WORKBENCH FRENCH
	SCREW TORQUE #5 X 3/8 LG STEEL (QTY 6 — USE W/312506-01)	368364-01	
	SCREW TORQUE #5 X 3/8 LG (SUB FOR 390146-02)		MANUAL USING THE AMIGA WORKBENCH GERMAN
906883-04	SCREW PAN HEAD 2.9 X 9.5 SELF TAPPING (SUB FOR 390146-02)	368366-01	
	RAM EXPANSION DOOR	368367-01	
	COVER EXPANSION	368368-01	
	TOP CASE	368369-01	MANUAL USING THE AMIGA WORKBENCH NORWEGIAN
363946-02	NAMEPLATE	368370-01	MANUAL USING THE AMIGA WORKBENCH SWEDISH
950150-03	RUBBER FEET	1	
	LABEL RATING PAL (MADE IN GERMANY)		
	LABEL RATING NTSC (MADE IN GERMANY)		
363641-03	LABEL RATING PAL (MADE IN USA) (SUB FOR 363641-01)		
	LABEL RATING NTSC (MADE IN USA) (SUB FOR 363641-02)		
363641-05	LABEL RATING PAL (MADE IN HONG KONG)	1	
	LABEL RATING NTSC (MADE IN HONG KONG)		
	LABEL RATING PAL (MADE IN PHILIPPINES)	1	
	LABEL RATING NTSC (MADE IN PHILIPPINES)	1	
	LABEL WARNING POWER OFF		
325090-02	STICKER SEAL WARRANTY		
364137-01	SPRING FINGER	1	
	LABEL RATING PAL (MADE IN HK)		
	LABEL RATING NTSC (MADE IN HK)		
	TAPE MYLAR		
	LABEL BAR CODE BLANK	1	
366648-01	I LADEL DAIL GODE DECIN		

# Commodore International Spare Parts List

# A500 PLUS PCB Components

PCB Assembly #312812 (-01 — PAL; -02 — NTSC)
Commodore part numbers are provided for reference only and do not indicate the availability of spare parts from Commodore. Industry standard parts (Resistors, Capacitors, Connectors) should be secured locally. Part number information may vary according to country, some parts may not be available in all countries.

390086-01 901523-01 390084-03 318072-01 390979-01	MC1488	U38 U39	900463-16	S (Continued)  MLC AXIAL X7R 1000 PF  MLC AXIAL X7R 3900 PF	C411-C413,C421-C423 C323,C333
901883-01 390086-01 901523-01 390084-03 318072-01 390979-01	MC1489	U39			
901883-01 390086-01 901523-01 390084-03 318072-01 390979-01	MC1489		I 900463-23	EMIC AXIAL X7B 3900 PF	14.353 1.333
390086-01 901523-01 390084-03 318072-01 390979-01		-			
901523-01 390084-03 318072-01 390979-01		U14 .	900463-26	MLC AXIAL X7R 6800 PF	C322,C332
390084-03 318072-01 390979-01	NE555	U42	900463-36	MLC AXIAL X7R .047 UF	C311-C314
318072-01 390979-01	MC68000 8 MHZ	U1	900463-37	MLC AXIAL X7R .1 UF	C321,C331
390979-01		U5	251894-18		C307,C401,C402
		U6		ELEC ALUM RAD 47 UF 35V	C821,C822
252127 02	MOS 8364 R7 PAULA	U3		ELEC ALUM RAD 100 UF 16V	C811-C816
		U2		ELEC ALUM RAD 22 UF 35V	C303,C304,C324,C334
		U2		ELEC ALUM RAD 10 UF 35V	C306,C712
	MOS 8375 AGNUS 2 MEG NTSC			ELEC TANT RAD 4.7 UF 16V	C913
	MOS 8520 R4 AMIGA CIA	U7, <b>U8</b>	<del></del>		10310
318050-01		U35	RESISTORS	— ¼W, 5%	
318052- <b>01</b>		U33	901550-01	CF 1K	R191,R192,R303-R305,
	OKI MSM6242B RTC	U9 [			R324,R334,R713,R915,
	DRAM 256K X 4 120NS	U16-U23			R916
318099-02	DRAM 256K X 4 100NS (SUB FOR -04)	U16-U23	901550-19	CR 4.7K	R201,R202,R402,R403,
390227-06	74HCT245	U40,U41	301330-13	OII 4.7K	R404,R503,R504
390090-01		U32	001550 00	OF 10V	R306,R308,R322,R323,
390108-01		U34	901550-20	of iok	R332,R333,R339,R501,
	VIDEO HYBRID	HY1	1	·	
	MOS 8373 R4 DENISE HI RES	U4		05.474	R505,R5 <b>06,R914</b>
		U15	901550-22		R712
901521-11		U10,U12	901550-23		R307,R502
901521-13				CF 100 OHM	R507
	73LS373	U11,U13		CF 47 OHM	R103-R107,R113
	73LS32	U37		CF 390 OHM	R325,335
901521-37		U36		CF 470 OHM	R911,R913
390433-01	MOS 8373 R3 DENISE HI RES	U4		CF 10 OHM	R301,R302
IC SOCKETS			901550-82		R326,R336
	The state of the s	U7,U8		CF 1 MEG OHM	R711
	40 PIN DIP	•		CF 150 OHM	R409,FB102
	64 PIN DIP	U1			•
390185-01	84 PIN PLCC	U2	901550-90		R101,R102
251313-01	48 PIN DIP	U3-U5	901550-94	CF 68 OHM	R109,R111,R112,R114,
251313-02	48 PIN DIP (SUB FOR -01)	U3-U5			E104,E105,FB101
	42 PIN DIP	l U6	901550-108	CF 360 OHM	R321,R331
CONNECTOR	<del></del>		RESISTORS	— ½W, 5%	
	the state of the s	CN4		CF 0.47 OHM	R405
	RCA JACK WHITE AUDIO	CN10		CF 47 OHM	E501-E503
	RCA JACK YELLOW COMPOSITE				R309
	RCA JACK BLACK AUDIO	CN3	901600-36	CF 1 OHM	R401,R406, <b>R408</b>
	RCA JACK METAL (SUB FOR 252122-01 & -04)	CN3,CN4,CN10		CF 4.7 OHM	
	5 PIN SQUARE DIN POWER	CN8		CF 5.1 OHM (SUB FOR -50)	R401,R406, <b>R408</b>
	4 PIN FLOPPY POWER (INT. FLOPPY PWR.)	CN12	RESISTOR	NETWORKS	<u></u>
	HEADER 34 PIN W/KEY (INTERNAL FLOPPY)	CN11	390227-05	68 OHM SIP 10 PIN 5 ELE	RP201-RP203
350903-01	HEADER 34 PIN W/KEY (SUB FOR 903345-17)	CN11	+++	47 OHM SIP 10 PIN 5 ELE	RP402,RP403
	HEADER 56 PIN MALE RT ANGLE (EXPANSION)	P9		39 OHM SIP 10 PIN 5 ELE	RP103
	D SUB 23 PIN FEMALE DB23s EXT. FLOPPY	CN5		22 OHM SIP 10 PIN 5 ELE (SUB FOR -08)	RP103
	D SUB 25 PIN FEMALE CB25s (CENTRONICS)	CN7			RP501
	D SUB 9 PIN MALE DB9p (JOYSTICK)	CN1,CN2	902410-07		
	D SUB 23 PIN MALE DB23p (VIDEO)	CN9		4.7K SIP 10 PIN ELEMENT	RP101,RP102,RP401
	D SUB 25 PIN MALE DB25p (VISCO)	CN6		470 OHM SIP 10 PIN 9 ELEMENT	RP104
	8 PIN SIL W/KEY (KEYBOARD)	CN13	MISCELLAN	IEOUS	
		VII 10		BATTERY NICAD 3.6V 60mAH	ВТ9
	RS, TRANSISTORS AND DIODES		251842-02		E511-E519,E521-E524,
390254-01	TRANSISTOR JFET MPF102/PN4302	Q321,Q331	201072-02		E611-E626,E631,E632
902658-01	TRANSISTOR NPN 3904	Q501,Q711	390275-01	EMI FILTER 6800 PF	E302,E303,E411-E414,
902707-01	TRANSISTOR PNP 3906	Q301,Q502, <b>Q50</b> 3	090279-01	LIMITICIEN 0000 FF	E421-E424
	DIODE 1N4148	D501,D911,D912	000075 00	ENT EN TED 450 DE	
	DIODE 1N914 (SUB FOR 900850-01)	D501,D911,D912		EMI FILTER 150 PF	E402,E434,E532,E534
	OSCILLATOR 28.37516 MHZ (PAL)	X1	390297-01	· · · · · · · · · · · · · · · · · · ·	E305,E306
		^	390297-04	EMI FILTER 470 PF	E415-E417,E425-E427,
	OSCILLATOR 28.63636 MHZ (NTSC)	^   Y9		<u> </u>	E441-E444,E520,E531,
	CRYSTAL 32.768 HZ	13			E533,E535-E538
CAPACITOR	S		390297-05	EMI FILTER .01 UF	E101,E110,E401,E403-
251029-06	TRIMMER 6.8 PF - 45 PF	TC9			E408,E601,E602,E702-
	MLC AXIAL Z5U .01UF	C7-C8,C10,C12,C15,C32-			E704
33302 01		C37,C39,C308,C701,	251578-02	LINE FILTER	LF1
1		C713,C800-C803		FERRITE BEAD LONG	FB802
300000 00	MIC AVIAL 75H 1HE	C713,C800-C803		FERRITE BEAD LONG (SUB FOR 252133-01)	FB802
	MLC AXIAL Z5U 1UF	C1-C6,C9,C11,C13,C14,		FERRITE BEAD LONG (SUB FOR 252133-01)	FB802
<b>390082-04</b>	MLC AXIAL Z5U 33UF		252173-01	· · · · · · · · · · · · · · · · · · ·	E431-E433,E435
		C16-C20,C40-C42,C301,			E431-E433,E435
		C302,C305,C325,C335,	903025-01	•	L401-C400,E400
1		C501,C502,C804	366648-01		
	MLC AXIAL NPO 22 PF	C911,E666	1.366649-01	LABEL BAR CODE BLANK	1
	I WILL ANIAL INFO 22 FF		10000 10 01	CHOCK BAIL GODE DE IIII	
900462-21 900462-29	MLC AXIAL NPO 22 FF	E403,E102,E103,E106-		LAGE DAY GOOD DOWN	
			0000.00	LIBEL DATE CODE DETINA	, ' ' a

# **Commodore International Spare Parts List** A501 PLUS SHIPPING ASSEMBLIES

Commodore part numbers are provided for reference only and do not indicate the availability of spare parts from Commodore. Industry standard parts (Resistors, Capacitors, Connectors) should be secured locally. Part number information may vary according to country, some parts may not be available in all countries. Part Numbers are subject to change, see Parts (Section 2) of current Techtopics for current numbers.

SHIP ASSY A501 PLUS	SHIP ASSY A501 PLUS (Continued)
535009-01 SHIP ASSY A501 PLUS INTERNATIONAL	312602-01 TRAY BOX
364039-01 MAIN ASSY A501 PLUS	319120-03   BOX INDIVIDUAL
241006-04 BAG ANTI STATIC	368084-01   SEAL TAMPER EVIDENT
318778-02 BAG ANTI STATIC (SUB FOR 241006-04)	319200-03 BOX MASTER SHIPPING 1/4
368412-01 LEAFLET INSTRUCTION	

## **Commodore International Spare Parts List** A501 PLUS MAJOR ASSEMBLIES

Commodore part numbers are provided for reference only and do not indicate the availability of spare parts from Commodore. Industry standard parts (Resistors, Capacitors, Connectors) should be secured locally. Part number information may vary according to country, some parts may not be available in all countries. See Section 3 for Dis-assembly diagrams.

MAIN ASSY A501 PLUS		MAIN ASSY A501 PLUS (Continued)		
364039-01	MAIN ASSY A501 PLUS	312609-01	TAPE PRESSURE SENSITIVE	
312606-01	TOP SHIELD	363834-01	PCB ASSEMBLY A501 PLUS	
312608-01	BOTTOM SHIELD	<b>36664</b> 8-01	LABEL BAR CODE BLANK 0.5" X 1.75"	
312607-01	INSULATION SHEET	366649-01	LABEL BAR CODE BLANK 0.5" X 1.00"	

# Commodore International Spare Parts List A501 PLUS PCB Components PCB Assembly #363834

Commodore part numbers are provided for reference only and do not indicate the availability of spare parts from Commodore. Industry standard parts (Resistors, Capacitors, Connectors) should be secured locally. Part number information may vary according to country, some parts may not be available in all countries.

IC COMPONENTS		RESISTOR NETWORKS		
318099-04 DRAM 256K X 4 120NS	U1-U8	390227-05 68 OHM SIP 10 PIN 5 ELEMENT RP901-RP903		
318099-02 DRAM 256K X 4 100NS (SUB FOR 3180	)99-04) U1-U8	MISCELLANEOUS		
CONNECTORS		366648-01 LABEL BAR CODE BLANK 0.5" X 1.75"		
380311-05 FEMALE HEADER 56 PIN R ANGLE	J9	366649-01 LABEL BAR CODE BLANK 0.5" X 1.00"		
CAPACITORS				
390082-04 MLC AXIAL Z5U 0.33UF	C1-C8			
390101-02 ELEC ALUM RAD 100UF 16V	C902,C903			

# Schematic #312813, Rev. 1 Sheet 1 of 10

# JUMPERS AND STUFF

REF	TYPE	DESCRIPTION	PAGE
JP1 JP2 JP3 JP4	BLOB BLOB BLOB BLOB	KEYBOARD RESET CO VS. 08 ADDRESS MAP EXPANSION RAS SELECT BYPASS 2M-BYTE DECODES	7 2 3 3
JP7 JP8 JP9 JP10 JP11	BLOB BLOB BLOB BLOB BLOB	EXPANSION/TICK OPTION LIGHT PEN PORT SELECT ON-BOARD RTC BYPASS RS232 AUDIO I/O CUTOU TTL VS RS170 COMP SYNO	6 .8 5 8 15

SIGNAL

LPEN MTR MTRO MOV/MOH M1V/M1H OVL

OVR PIXELSW POTOX/OY

PDUT:01
PPD[7:01
RAMEN
REGEN
RASO/1
RDY
RESET
RGA[8:11
R/G/B

R/G/B
RI
ROMEN
RTS
RST
RXD
RW
SEL
SEL[3:0]
SIDE
STEP
TRKO
TXD
VMA

VSYNC

WE WPROT XCLK XCLKEN XRDY

POUT

# SIGNAL GLOSSARY

SIGNAL	DESCRIPTION (AREA)	PAGES
0,011115		
28MHZ	28.63636 MHZ MASTER CLOCK	2
7MHZ	7.15909 MHZ PROCESSOR CLOCK	2,4,9,10
A[23:1]	PROCESSOR ADDRESS BUS (68000)	2,6,8,9
ACK	DATA ACKNOWLEDGE (PARALLEL PORT)	6
AS	ADDRESS STROBE (68000)	2,9
AUDIN	AUDIO INPUT (RS232 PORT)	5,6
AUDOUT	AUDIO OUTPUT (RS232 JACK)	5,6
BEER	BUS ERROR (68000)	2.9
BG	BUS GRANT (68000)	2,9
BGACK	BUS GRANT ACKNOWLEDGE (68000)	2,9
BLISS	BLITTER SLOWDOWN (CHIPS)	2
BLIT	CHIP MEMORY ACCESS (CHIPS)	2
BR	BUS REQUEST (68000)	2,9
BUSY	DEVICE BUSY (PARALLEL PORT)	6
CASL/U	COLUMN ADDRESS STROBE (DRAM)	2,3
CCK/CCKQ	COLOR CLOCK / QUADRATURE (CHIPS)	2-5,9,10
CDAC	7.15909 MHZ QUADRATURE CLOCK (CHIPS)	2,4,9,10
CHNG	MEDIA CHANGE (FLOPPY)	6,7
CLKRD/WR	READ-TIME CLOCK READ / WRITE (RTC)	2,8
COMP	MONOCHROME COMPOSITE VIDEO (VIDEO)	4
CSYNC	COMPOSITE SYNC (VIDEO)	2,4
CTS	CLEAR TO SEND (RS232 PORT)	6
D[15:0]	PROCESSOR DATA BUS (68000)	2,6,8,9
DIR	STEP DIRECTION (FLOPPY)	6.7
DKRD	DISK READ DATA (FLOPPY)	5,7
DKWD	DISK WRITE DATA (FLOPPY)	5.7
DKWE	DISK WRITE ENABLE (FLOPPY)	5.7
DMAL	CHIP DMA REQUEST LINE (CHIPS)	2,5
DRA[8:0]	DRAM ADDRESS BUS (DRAM)	2.3
DRD[15:0]	DRAM DATA BUS (DRAM)	2-5,8,9
DSR	DATA SET READY (RS232 PORT)	6
DTACK	DATA TRANSFER ACKNOWLEDGE (68000)	2.9
DTR	DATA TERMINAL READY (RS232 PORT)	6
E	PERIPHERAL ENABLE CLOCK (68000)	2.6.9
EXTICK	EXPANSION PRESENT / RTC TICK	2,6.8.9_
FC[2:01	FUNCTION CODE (68000)	2.9
FIREO/1	FIRE BUTTON O/1 (JOYSTICKS)	5.6
HLT	PROCESSOR HALT (68000)	2.9
HSYNC	HORIZONTAL SYNC (VIDEO)	2,4,6
INDEX	INDEX PULSE (FLOPPY)	6.7
INT[2,3,6]	INTERRUPT REQUEST (CHIPS)	2.5.6.9
IORESET	I/O RESET	6.7.9
IPL[2:0]	INTERRUPT PRIORITY LEVEL (68000)	2.5.9
KBCLOCK	KEYBOARD CLOCK (KEYBOARD)	6.7
KBDATA	KEYBOARD DATA (KEYBOARD)	6,7
KBRESET	KEYBOARD RESET (KEYBOARD)	7
LDS/UDS	UPPER / LOWER DATA STROBES (68000)	2,9
LED	POWER ON LED / AUDIO FILTER DISABLE	5.6.7
LEFT/RIGHT	LEFT RIGHT AUDIO (AUDIO)	5
i		l

# CONNECTORS

REF	TYPE	DESCRIPTION	PAGE
CN1 CN2	DB9P DB9P	MOUSE/JOYSTICK 1	5 5
CN3	RCA-J	RIGHT AUDIO OUTPUT	5 5
CN4 CN5	DB23S	LEFT AUDIO OUTPUT  EXTERNAL FLOPPY  RS232 SERIAL PORT	7 6
CN6 CN7	DB25P DB25S	PARALLEL PRINTER PORT	6
CN9	SQ DIN	POWER SUPPLY CONNECTOR	4
CN10 CN11	RCA-J DIL-34	COMPOSITE VIDEO INTERNAL FLOPPY SIGNAL	7
CN12 CN13	SIL-4 SIL-8	INTERNAL FLOPPY POWER KEYBOARD CONNECTOR	7 7
P1	EDGE86	EXPANSION CONNECTOR	9
P9	RA-56H	MEM. EXP. MAIN-BOARD	8
	<u> </u>		

	DESCRIPTION (AREA)	PAGES
	LIGHT PEN TRIGGER (JOYSTICKS) MOTOR ON (FLOPPY)	2,5
H	MOTOR ON - DRIVE O (FLOPPY) MOUSE O QUADRATURE V/H (JOYSTICKS) MOUSE 1 QUADRATURE V/H (JOYSTICKS)	7 4,5 4,5
7	OVERLAY ROM OVER RAM OVERRIDE SYSTEM DECODING GENLOCK PIXEL SWITCH (VIDEO)	2,6,9
0 Y 1 Y	POT LINES 0 X/Y (JOYSTICKS)  POT LINES 1 X/Y (JOYSTICKS)	5
01	PAPER OUT (PARALLEL PORT) PARALLEL PORT DATA (PARALLEL PORT)	6
	RAM ENABLE (CHIPS) CHIP REGISTER ENABLE (CHIPS) ROW ADDRESS STROBE (DRAM)	6 2 2 2,3
	DRIVE READY (FLOPPY) GENERAL RESET	6,7
11	REGISTER ADDRESS BUS (CHIPS) RED / GREEN / BLUE (VIDEO) RING INDICATE (RS232 PORT)	2,4,5 4 6
	ROM ENABLE (ROM) REQUEST TO SEND (RS232 PORT)	2.8
	PROCESSOR RESET (68000) RECEIVE DATA (RS232 PORT) PROCESSOR READ/WRITE (68000)	2,5,9 5,6 2,6,9
0.1	SELECT (PARALLEL PORT) DRIVE SELECT (FLOPPY)	6 6,7
	SIDE SELECT (FLOPPY)   STEP IN/OUT COMMAND (FLOPPY)   TRACK ZERO SENSE (FLOPPY)	6.7 6.7 6.7
	TRANSMIT DATA (RS232 PORT)  VALID MEMORY ADDRESS (68000)  VALID PERIPHERAL ADDRESS (68000)	5.6 2.9 2.9
_	VERTICAL SYNC (VIDEO) WRITE ENABLE (DRAM) WRITE PROTECT SENSE (FLOPPY)	2,4.6 2.3 6,7
	EXTERNAL GENLOCK CLOCK (VIDEO) EXTERNAL CLOCK ENABLE (VIDEO)	2,4
	EXTERNAL DATA READY	2,9


# REVISION HISTORY


REV	DESCRIPTION	DATE	APRVL	MANAGER
_	FOR OLDER REVISION 3/5 BOARDS	,		
	SEE SCHEMATIC 312511-01			
-	FOR OLDER REVISION 6A/7 BORRDS			
	SEE SCHEMATIC 312007-01			
0	PCB RB ENGINEERING PROTOTYPE	04/13/91	GRR	
1	PCB R8A ADVANCED ENGINEERING RELEASE	06/20/91	GRR	GOTTO
-				
٠				
				<del></del>


# KEY COMPONENTS


REF	СНІР	DESCRIPTION	PAGE
U1 U2	68000 8375	68000 PROCESSOR, 8MHZ AGNUS HR	2
U3 U4 U5 U6	8364 8373 8362 5719 ASST	PAULA DENISE HR DENISE GARY ROM 256KX16, 200 NS	5 4 0BS 2.7 8
U7-8 U9 U14	8520 6242 LF347	AMIGA VIA, 1 MHZ REAL TIME CLOCK BIMOS OP-AMP	6 8 5
U38 U39	TL084 1488 1489	BIMOS OP-AMP EIA LINE DRIVER EIA LINE RECEIVER	ALT 6 6
U42 U16-19 U20-23 X1	NE 555   ASST   ASST   OSC	TIMER  DRAM 256KX4, 120 NS  DRAM 256KX4, 120 NS  TTL 28.63636 MHZ NTSC	7 3 3 2
HY1	OSC ASST	VIDEO HYBRID	ALT 4

NOTE: VARIOUS COMPONENTS ARE FOR EMI CONTROL AND MAY BE LOADED WITH FUNNY THINGS...












# Schematic #312813, Rev. 1 Sheet 4 of 10






#### VIDEO POWER E406 NOTE: PIN 2 AND 21 OF HY! CONNECTED INTERNALLY .01UF +VXX R405 R406 4.7 1/2H .47 1/2H -33UF HY! HY!A U40 <u>].</u>33UF C402 + U41 U4 <u>].</u>33UF \_\_\_C41 C40 TC4 1000UF 1000UF 9





# JWER





RP403 9 710 47

NOTE: COMPONENTS DESIGNATED AS EXXX MAY BE LOADED WITH EMI FLITERS. FERRITE BEADS OR RESISTORS!
















NOTE: E501-503 ARE LOADED WITH 47 OHM 1/2 W RESISTORS


DEX



POWER UP RESET




# MEMORY E



# REAL TIME POWER EXPANSION ⊶1N914 10 REAL TIME CLOCK TT 13 14 U9 VCC VCC R915>R914 MSM6242B 6.8-45PF TC9 74LS05 Y9 = 32768HZ JP9 SPARE VCC TRP101 1714.7K P 9 +12V


-12v

#### EXPANSION BUS




BUFFERED RESETS

#### EXPANSION BUS TERMINATION AND PULLUPS



#### CLOCK DISTRIBUTION




ETS

**f**□\_RESET


2 \_IORESET

NOTE: RP105-RP111 ARE OPTIONAL INTERNAL BUS
TERMINATION. AND ARE NOT NORMALLY LOADED.


### POWER INPUT





NOTE: HEAVY LINES INDICATE A SINGLE POINT CONNECTION



# FCC GOOBERS








C812 + C813 + C814 + C815 + C816 +

00UF - 100UF - 100UF - 100UF - 100UF

### COUPLING

# GROUNDED HOLES, &C.



# SPARES

#### JUMPERS AND STUFF

_			
REF	TYPE	DESCRIPTION	PAGE
JP1	BLOB	MEMORY EXPANSION SENSI	3
JP2	BLOB	REFRESH KLUDGE BYPASS	2
JP3	BL <b>OB</b>	EXPANSION RAS SELECT	2
JP9	BLOB	RTC SELECT DISABLE	3

# CON REF IT

### SIGNAL GLOSSARY

LSIGNAL	DESCRIPTION (AREA)	PAGES
A[23:1]	PROCESSOR ADDRESS BUS (68000)	3
D(15:0)	PROCESSOR DATA BUS (68000)	3
CASL/U	COLUMN ADDRESS STROBE (DRAM)	2.3
CCK/CCKQ	COLOR CLOCK / QUADRATURE (CHIPS)	3
CLKRD/WR	REAL TIME CLOCK READ / WRITE (RTC)	3
CLKCS	REAL TIME CLOCK CHIP SELECT (RTC)	3
DRA[8:0]	DRAM ADDRESS BUS (DRAM)	2.3
DRD[15:0]	DRAM DATA BUS (DRAM)	2,3
RASO/1	ROW ADDRESS STROBE (DRAM)	2.3

### CONNECTORS

TYPE DESCRIPTION			PAGE	
56-RAFH	MEM.	EXP.	MAIN-BOARD	3
		<del>-</del>		

### REVISION HISTORY

REV	DESCRIPTION	DATE	APRVL	MANAGER
_	FOR OLDER REVISION 3/5 BOARDS			
	SEE SCHEMATIC 312511-01			
_	FOR OLDER REVISION 6C BOARDS			
	SEE SCHEMATIC 312988-01		<u></u>	
L				
0	PCB A501+ R8 ENGINEERING PROTOTYPE	06/18/91	GRR	
1	ADVANCE ENGINEERING RELEASE	7/19/41	GRZ	G.Pa
		ļ		<u> </u>
<b> </b>				
			<u> </u>	ļ
L			<u></u>	


### KEY COMPONENTS


REF	CHIP	DESCRIPTION	PAGE
<u>U1-U4</u>	ASST	DRAM 256KX4, 120 NS	3
<u> U5-U8</u>  119	<u>ASST</u>   6242	DRAM 256KX4, 120 NS	8
			5

XDRD(15:0) 03 \_XDRA(8:0) 🗁 RP901 1 68 RP901 5 76 68 RP901 7 1068 RP902 9 1068 RP902 5 68 JP2B RP9024 68 \_XOE ▷³ \_XCASL 🗁 RP903 4 1068 \_XCASU □3 \_XRAS(1) 🗀 \_XRAS(0) □3 JP2A RP9036 \_\_\_\_\_\_ 68 \_XWE 🗀 U12 <del>1//\_\_\_\_\_</del> 74F86 U13 74F86 U13 +5X 74F86 REFRESH "FEATU


- C1 U5

-33UF






#### OPTIONAL TERMINATION



#### REAL TIME CLOCK



#### MOUNTING TABS



