Skip to content

Commit

Permalink
Merge SEP5.36 into Linux tree
Browse files Browse the repository at this point in the history 
Signed-off-by: Manisha Chinthapally <manisha.chinthapally@intel.com>
  • Loading branch information
@mchinth
mchinth committed Oct 3, 2022
1 parent b77ed99 commit 4c70436
Show file tree
Hide file tree
Showing 105 changed files with 62,357 additions and 0 deletions.
118 changes: 118 additions & 0 deletions drivers/platform/x86/sepdk/inc/apic.h
View file
@@ -0,0 +1,118 @@
/****
Copyright (C) 2005 Intel Corporation. All Rights Reserved.
This file is part of SEP Development Kit.
SEP Development Kit is free software; you can redistribute it
and/or modify it under the terms of the GNU General Public License
version 2 as published by the Free Software Foundation.
SEP Development Kit is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
GNU General Public License for more details.
As a special exception, you may use this file as part of a free software
library without restriction. Specifically, if other files instantiate
templates or use macros or inline functions from this file, or you compile
this file and link it with other files to produce an executable, this
file does not by itself cause the resulting executable to be covered by
the GNU General Public License. This exception does not however
invalidate any other reasons why the executable file might be covered by
the GNU General Public License.
****/









#ifndef _APIC_H_
#define _APIC_H_

#include <linux/irq.h>

typedef U64 *PHYSICAL_ADDRESS;
/**
// Data Types and Macros
*/
/*
// APIC registers and constants
*/
// APIC base MSR
#define DRV_APIC_BASE_MSR 0x001b

// APIC registers
#define DRV_APIC_LCL_ID 0x0020
#define DRV_APIC_LCL_TSKPRI 0x0080
#define DRV_APIC_LCL_PPR 0x00a0
#define DRV_APIC_LCL_EOI 0x00b0
#define DRV_APIC_LCL_LDEST 0x00d0
#define DRV_APIC_LCL_DSTFMT 0x00e0
#define DRV_APIC_LCL_SVR 0x00f0
#define DRV_APIC_LCL_ICR 0x0300
#define DRV_APIC_LVT_TIMER 0x0320
#define DRV_APIC_LVT_PMI 0x0340
#define DRV_APIC_LVT_LINT0 0x0350
#define DRV_APIC_LVT_LINT1 0x0360
#define DRV_APIC_LVT_ERROR 0x0370

#define DRV_APIC_LCL_ID_MSR 0x802
#define DRV_APIC_LCL_TSKPRI_MSR 0x808
#define DRV_APIC_LCL_PPR_MSR 0x80a
#define DRV_APIC_LCL_EOI_MSR 0x80b
#define DRV_APIC_LCL_LDEST_MSR 0x80d
#define DRV_APIC_LCL_DSTFMT_MSR 0x80e
#define DRV_APIC_LCL_SVR_MSR 0x80f
#define DRV_APIC_LCL_ICR_MSR 0x830
#define DRV_APIC_LVT_TIMER_MSR 0x832
#define DRV_APIC_LVT_PMI_MSR 0x834
#define DRV_APIC_LVT_LINT0_MSR 0x835
#define DRV_APIC_LVT_LINT1_MSR 0x836
#define DRV_APIC_LVT_ERROR_MSR 0x837

// masks for LVT
#define DRV_LVT_MASK 0x10000
#define DRV_LVT_EDGE 0x00000
#define DRV_LVT_LEVEL 0x08000
#define DRV_LVT_EXTINT 0x00700
#define DRV_LVT_NMI 0x00400

// task priorities
#define DRV_APIC_TSKPRI_LO 0x0000
#define DRV_APIC_TSKPRI_HI 0x00f0

#define DRV_X2APIC_ENABLED 0xc00LL

//// Interrupt vector for PMU overflow event
//
// Choose the highest unused IDT vector possible so that our
// callback routine runs at the highest priority allowed;
// must avoid using pre-defined vectors in,
// include/asm/irq.h
// include/asm/hw_irq.h
// include/asm/irq_vectors.h
//
// FIRST_DEVICE_VECTOR should be valid for kernels 2.6.33 and earlier
#define CPU_PERF_VECTOR DRV_LVT_NMI
// Has the APIC Been enabled
#define DRV_APIC_BASE_GLOBAL_ENABLED(a) ((a) & 1 << 11)
#define DRV_APIC_VIRTUAL_WIRE_ENABLED(a) ((a) & 0x100)

/**
// Function Declarations
*/

/*
// APIC control functions
*/
extern VOID APIC_Enable_Pmi(VOID);
extern VOID APIC_Init(PVOID param);
extern VOID APIC_Install_Interrupt_Handler(PVOID param);
extern VOID APIC_Restore_LVTPC(PVOID param);

#endif

185 changes: 185 additions & 0 deletions drivers/platform/x86/sepdk/inc/asm_helper.h
View file
@@ -0,0 +1,185 @@
/****
Copyright (C) 2005 Intel Corporation. All Rights Reserved.
This file is part of SEP Development Kit.
SEP Development Kit is free software; you can redistribute it
and/or modify it under the terms of the GNU General Public License
version 2 as published by the Free Software Foundation.
SEP Development Kit is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
GNU General Public License for more details.
As a special exception, you may use this file as part of a free software
library without restriction. Specifically, if other files instantiate
templates or use macros or inline functions from this file, or you compile
this file and link it with other files to produce an executable, this
file does not by itself cause the resulting executable to be covered by
the GNU General Public License. This exception does not however
invalidate any other reasons why the executable file might be covered by
the GNU General Public License.
****/









#ifndef _ASM_HELPER_H_
#define _ASM_HELPER_H_

#include <linux/version.h>

#if LINUX_VERSION_CODE < KERNEL_VERSION(4,1,0)

#include <asm/dwarf2.h>
#include <asm/calling.h>

#else

#ifdef CONFIG_AS_CFI

#define CFI_STARTPROC .cfi_startproc
#define CFI_ENDPROC .cfi_endproc
#define CFI_ADJUST_CFA_OFFSET .cfi_adjust_cfa_offset
#define CFI_REL_OFFSET .cfi_rel_offset
#define CFI_RESTORE .cfi_restore

#else

.macro cfi_ignore a=0, b=0, c=0, d=0
.endm

#define CFI_STARTPROC cfi_ignore
#define CFI_ENDPROC cfi_ignore
#define CFI_ADJUST_CFA_OFFSET cfi_ignore
#define CFI_REL_OFFSET cfi_ignore
#define CFI_RESTORE cfi_ignore
#endif

#ifdef CONFIG_X86_64
.macro SAVE_C_REGS_HELPER offset=0 rax=1 rcx=1 r8910=1 r11=1
.if \r11
movq %r11, 6*8+\offset(%rsp)
CFI_REL_OFFSET r11, \offset
.endif
.if \r8910
movq %r10, 7*8+\offset(%rsp)
CFI_REL_OFFSET r10, \offset
movq %r9, 8*8+\offset(%rsp)
CFI_REL_OFFSET r9, \offset
movq %r8, 9*8+\offset(%rsp)
CFI_REL_OFFSET r8, \offset
.endif
.if \rax
movq %rax, 10*8+\offset(%rsp)
CFI_REL_OFFSET rax, \offset
.endif
.if \rcx
movq %rcx, 11*8+\offset(%rsp)
CFI_REL_OFFSET rcx, \offset
.endif
movq %rdx, 12*8+\offset(%rsp)
CFI_REL_OFFSET rdx, \offset
movq %rsi, 13*8+\offset(%rsp)
CFI_REL_OFFSET rsi, \offset
movq %rdi, 14*8+\offset(%rsp)
CFI_REL_OFFSET rdi, \offset
.endm
.macro SAVE_C_REGS offset=0
SAVE_C_REGS_HELPER \offset, 1, 1, 1, 1
.endm
.macro SAVE_EXTRA_REGS offset=0
movq %r15, 0*8+\offset(%rsp)
CFI_REL_OFFSET r15, \offset
movq %r14, 1*8+\offset(%rsp)
CFI_REL_OFFSET r14, \offset
movq %r13, 2*8+\offset(%rsp)
CFI_REL_OFFSET r13, \offset
movq %r12, 3*8+\offset(%rsp)
CFI_REL_OFFSET r12, \offset
movq %rbp, 4*8+\offset(%rsp)
CFI_REL_OFFSET rbp, \offset
movq %rbx, 5*8+\offset(%rsp)
CFI_REL_OFFSET rbx, \offset
.endm

.macro RESTORE_EXTRA_REGS offset=0
movq 0*8+\offset(%rsp), %r15
CFI_RESTORE r15
movq 1*8+\offset(%rsp), %r14
CFI_RESTORE r14
movq 2*8+\offset(%rsp), %r13
CFI_RESTORE r13
movq 3*8+\offset(%rsp), %r12
CFI_RESTORE r12
movq 4*8+\offset(%rsp), %rbp
CFI_RESTORE rbp
movq 5*8+\offset(%rsp), %rbx
CFI_RESTORE rbx
.endm
.macro RESTORE_C_REGS_HELPER rstor_rax=1, rstor_rcx=1, rstor_r11=1, rstor_r8910=1, rstor_rdx=1
.if \rstor_r11
movq 6*8(%rsp), %r11
CFI_RESTORE r11
.endif
.if \rstor_r8910
movq 7*8(%rsp), %r10
CFI_RESTORE r10
movq 8*8(%rsp), %r9
CFI_RESTORE r9
movq 9*8(%rsp), %r8
CFI_RESTORE r8
.endif
.if \rstor_rax
movq 10*8(%rsp), %rax
CFI_RESTORE rax
.endif
.if \rstor_rcx
movq 11*8(%rsp), %rcx
CFI_RESTORE rcx
.endif
.if \rstor_rdx
movq 12*8(%rsp), %rdx
CFI_RESTORE rdx
.endif
movq 13*8(%rsp), %rsi
CFI_RESTORE rsi
movq 14*8(%rsp), %rdi
CFI_RESTORE rdi
.endm
.macro RESTORE_C_REGS
RESTORE_C_REGS_HELPER 1,1,1,1,1
.endm

.macro ALLOC_PT_GPREGS_ON_STACK addskip=0
subq $15*8+\addskip, %rsp
CFI_ADJUST_CFA_OFFSET 15*8+\addskip
.endm

.macro REMOVE_PT_GPREGS_FROM_STACK addskip=0
addq $15*8+\addskip, %rsp
CFI_ADJUST_CFA_OFFSET -(15*8+\addskip)
.endm

.macro SAVE_ALL
ALLOC_PT_GPREGS_ON_STACK
SAVE_C_REGS
SAVE_EXTRA_REGS
.endm

.macro RESTORE_ALL
RESTORE_EXTRA_REGS
RESTORE_C_REGS
REMOVE_PT_GPREGS_FROM_STACK
.endm
#endif //CONFIG_X86_64
#endif

#endif

0 comments on commit 4c70436

Please sign in to comment.