Skip to content

Latest commit

 

History

History
2 lines (2 loc) · 150 Bytes

README.md

File metadata and controls

2 lines (2 loc) · 150 Bytes

simple_sdram_controller

A very simple SDRAM controller for FPGA written in Verilog. It exposes a SRAM-like interface to the rest of the FPGA fabric