

## 1. Description


### 1.1. Project

Project Name	STM32F303CC_FFT
Board Name	STM32F303CC_FFT
Generated with:	STM32CubeMX 4.17.0
Date	02/18/2017

### 1.2. MCU

MCU Series	STM32F3
MCU Line	STM32F303
MCU name	STM32F303CCTx
MCU Package	LQFP48
MCU Pin number	48


## 2. Pinout Configuration



### 3. Pins Configuration

Pin Number LQFP48	Pin Name (function after reset)	Pin Type	Alternate Function(s)	Label
1	VBAT	Power		
5	PF0-OSC_IN	I/O	RCC_OSC_IN	
6	PF1-OSC_OUT	I/O	RCC_OSC_OUT	
7	NRST	Reset		
8	VSSA/VREF-	Power		
9	VDDA/VREF+	Power		
10	PA0	I/O	ADC1_IN1	
15	PA5	I/O	SPI1_SCK	
16	PA6	I/O	SPI1_MISO	
17	PA7	I/O	SPI1_MOSI	
23	VSS	Power		
24	VDD	Power		
30	PA9	I/O	USART1_TX	
31	PA10	I/O	USART1_RX	
35	VSS	Power		
36	VDD	Power		
37	PA14	I/O	I2C1_SDA	
38	PA15	I/O	I2C1_SCL	
44	BOOT0	Boot		
47	VSS	Power		
48	VDD	Power		

## 4. Clock Tree Configuration



## 5. IPs and Middleware Configuration

### 5.1. ADC1

#### IN1: IN1 Single-ended

##### 5.1.1. Parameter Settings:

###### ADCs\_Common\_Settings:

Mode Independent mode

###### ADC\_Settings:

Clock Prescaler ADC Asynchronous clock mode

Resolution ADC 12-bit resolution

Data Alignment Right alignment

Scan Conversion Mode Disabled

Continuous Conversion Mode **Enabled \***

Discontinuous Conversion Mode Disabled

DMA Continuous Requests **Enabled \***

End Of Conversion Selection End of single conversion

Overrun behaviour Overrun data overwritten

Low Power Auto Wait Disabled

###### ADC\_Regular\_ConversionMode:

Enable Regular Conversions Enable

Number Of Conversion 1

External Trigger Conversion Edge **Trigger detection on the rising edge \***

External Trigger Conversion Source **Timer 2 Trigger Out event \***

Rank 1

Channel Channel 1

Sampling Time 1.5 Cycles

Offset Number No offset

Offset 0

###### ADC\_Injected\_ConversionMode:

Enable Injected Conversions Enable

Number Of Conversions 0

###### Analog Watchdog 1:

Enable Analog WatchDog1 Mode false

###### Analog Watchdog 2:

Enable Analog WatchDog2 Mode false

###### Analog Watchdog 3:

Enable Analog WatchDog3 Mode                      false

## 5.2. I2C1

### I2C: I2C

#### 5.2.1. Parameter Settings:

##### Timing configuration:

I2C Speed Mode	Standard Mode
I2C Speed Frequency (KHz)	100
Rise Time (ns)	0
Fall Time (ns)	0
Coefficient of Digital Filter	0
Analog Filter	Enabled
Timing	0x2000090E

##### Slave Features:

Clock No Stretch Mode	Disabled
General Call Address Detection	Disabled
Primary Address Length selection	7-bit
Dual Address Acknowledged	Disabled
Primary slave address	0

## 5.3. RCC

### High Speed Clock (HSE): Crystal/Ceramic Resonator

#### 5.3.1. Parameter Settings:

##### System Parameters:

VDD voltage (V)	3.3
Prefetch Buffer	Enabled
Flash Latency(WS)	1 WS (2 CPU cycle)

##### RCC Parameters:

HSI Calibration Value	16
HSE Startup Timeout Value (ms)	100
LSE Startup Timeout Value (ms)	5000

## 5.4. SPI1

**Mode: Full-Duplex Master**

### 5.4.1. Parameter Settings:

#### Basic Parameters:

Frame Format	Motorola
Data Size	4 Bits
First Bit	MSB First

#### Clock Parameters:

Prescaler (for Baud Rate)	2
Baud Rate	<b>18.0 MBits/s *</b>
Clock Polarity (CPOL)	Low
Clock Phase (CPHA)	1 Edge

#### Advanced Parameters:

CRC Calculation	Disabled
NSSP Mode	Enabled
NSS Signal Type	Software

## 5.5. SYS

**Timebase Source: SysTick**

## 5.6. TIM2

**Clock Source : Internal Clock**

### 5.6.1. Parameter Settings:

#### Counter Settings:

Prescaler (PSC - 16 bits value)	0
Counter Mode	Up
Counter Period (AutoReload Register - 32 bits value )	0
Internal Clock Division (CKD)	No Division

#### Trigger Output (TRGO) Parameters:

Master/Slave Mode	Disable (no sync between this TIM (Master) and its Slaves
Trigger Event Selection TRGO	Reset (UG bit from TIMx_EGR)

## 5.7. TIM3

**Clock Source : Internal Clock**

### 5.7.1. Parameter Settings:

#### Counter Settings:

Prescaler (PSC - 16 bits value)	0
Counter Mode	Up
Counter Period (AutoReload Register - 16 bits value )	0
Internal Clock Division (CKD)	No Division

#### Trigger Output (TRGO) Parameters:

Master/Slave Mode	Disable (no sync between this TIM (Master) and its Slaves)
Trigger Event Selection TRGO	Reset (UG bit from TIMx_EGR)

## 5.8. USART1

**Mode: Asynchronous**

### 5.8.1. Parameter Settings:

#### Basic Parameters:

Baud Rate	<b>9600 *</b>
Word Length	8 Bits (including Parity)
Parity	None
Stop Bits	1

#### Advanced Parameters:

Data Direction	Receive and Transmit
Over Sampling	16 Samples
Single Sample	Disable

#### Advanced Features:

Auto Baudrate	Disable
TX Pin Active Level Inversion	Disable
RX Pin Active Level Inversion	Disable
Data Inversion	Disable
TX and RX Pins Swapping	Disable
Overrun	Enable
DMA on RX Error	Enable



MSB First

Disable

**\* User modified value**

## 6. System Configuration

### 6.1. GPIO configuration

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
ADC1	PA0	ADC1_IN1	Analog mode	No pull up pull down	n/a	
I2C1	PA14	I2C1_SDA	Alternate Function Open Drain	Pull up	<b>High *</b>	
	PA15	I2C1_SCL	Alternate Function Open Drain	Pull up	<b>High *</b>	
RCC	PF0-OSC_IN	RCC_OSC_IN	n/a	n/a	n/a	
	PF1-OSC_OUT	RCC_OSC_OUT	n/a	n/a	n/a	
SPI1	PA5	SPI1_SCK	Alternate Function Push Pull	No pull up pull down	<b>High *</b>	
	PA6	SPI1_MISO	Alternate Function Push Pull	No pull up pull down	<b>High *</b>	
	PA7	SPI1_MOSI	Alternate Function Push Pull	No pull up pull down	<b>High *</b>	
USART1	PA9	USART1_TX	Alternate Function Push Pull	Pull up	<b>High *</b>	
	PA10	USART1_RX	Alternate Function Push Pull	Pull up	<b>High *</b>	

## 6.2. DMA configuration

DMA request	Stream	Direction	Priority
ADC1	DMA1_Channel1	Peripheral To Memory	<b>High *</b>

### ADC1: DMA1\_Channel1 DMA request Settings:

Mode: **Circular \***  
Peripheral Increment: Disable  
Memory Increment: **Enable \***  
Peripheral Data Width: Half Word  
Memory Data Width: Half Word

### 6.3. NVIC configuration

Interrupt Table	Enable	Preenmption Priority	SubPriority
Non maskable interrupt	true	0	0
Hard fault interrupt	true	0	0
Memory management fault	true	0	0
Pre-fetch fault, memory access fault	true	0	0
Undefined instruction or illegal state	true	0	0
System service call via SWI instruction	true	0	0
Debug monitor	true	0	0
Pendable request for system service	true	0	0
System tick timer	true	0	0
DMA1 channel1 global interrupt	true	0	0
TIM2 global interrupt	true	0	0
TIM3 global interrupt	true	0	0
USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25	true	0	0
PVD interrupt through EXTI line16	unused		
Flash global interrupt	unused		
RCC global interrupt	unused		
ADC1 and ADC2 interrupts	unused		
I2C1 event global interrupt / I2C1 wake-up interrupt through EXTI line 23	unused		
I2C1 error interrupt	unused		
SPI1 global interrupt	unused		
Floating point unit interrupt	unused		

\* User modified value

## ***7. Power Consumption Calculator report***

### 7.1. Microcontroller Selection

Series	STM32F3
Line	STM32F303
MCU	STM32F303CCTx
Datasheet	023353_Rev13

### 7.2. Parameter Selection

Temperature	25
Vdd	3.6

## 8. Software Project

### 8.1. Project Settings

Name	Value
Project Name	STM32F303CC_FFT
Project Folder	C:\Users\stern\workspace\STM32F303CC_FFT
Toolchain / IDE	SW4STM32
Firmware Package Name and Version	STM32Cube FW_F3 V1.6.0

### 8.2. Code Generation Settings

Name	Value
STM32Cube Firmware Library Package	Copy only the necessary library files
Generate peripheral initialization as a pair of '.c/.h' files	No
Backup previously generated files when re-generating	Yes
Delete previously generated files when not re-generated	Yes
Set all free pins as analog (to optimize the power consumption)	No