We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Hi, Regarding segnet upsasmpling segnetup3(), segnetup2(). shouldn't the code be
class segnetUp2(nn.Module): def init(self, in_size, out_size): super(segnetUp2, self).init() self.unpool = nn.MaxUnpool2d(2, 2) self.conv1 = conv2DBatchNormRelu(in_size, in_size, 3, 1, 1) self.conv2 = conv2DBatchNormRelu(in_size, out_size, 3, 1, 1)
def forward(self, inputs, indices, output_shape): outputs = self.unpool(input=inputs, indices=indices, output_size=output_shape) outputs = self.conv1(outputs) outputs = self.conv2(outputs) return outputs
class segnetUp3(nn.Module): def init(self, in_size, out_size): super(segnetUp3, self).init() self.unpool = nn.MaxUnpool2d(2, 2) self.conv1 = conv2DBatchNormRelu(in_size, in_size, 3, 1, 1) self.conv2 = conv2DBatchNormRelu(int_size, in_size, 3, 1, 1) self.conv3 = conv2DBatchNormRelu(in_size, out_size, 3, 1, 1)
Because the Decoder Architecture according to the program is Deconv3-512X3->Deconv3-256X3--->Deconv3-128X3--->Deconv3-64X2--->Deconv3-21x2
But the actual architecture is Deconv3-512X3->Deconv3-512X3--->Deconv3-256X3--->Deconv3-128X2--->Deconv3-64x2
The text was updated successfully, but these errors were encountered:
Yup, thanks!
1b7d852..792d4c1 fixes it.
Sorry, something went wrong.
No branches or pull requests
Hi,
Regarding segnet upsasmpling segnetup3(), segnetup2(). shouldn't the code be
class segnetUp2(nn.Module):
def init(self, in_size, out_size):
super(segnetUp2, self).init()
self.unpool = nn.MaxUnpool2d(2, 2)
self.conv1 = conv2DBatchNormRelu(in_size, in_size, 3, 1, 1)
self.conv2 = conv2DBatchNormRelu(in_size, out_size, 3, 1, 1)
class segnetUp3(nn.Module):
def init(self, in_size, out_size):
super(segnetUp3, self).init()
self.unpool = nn.MaxUnpool2d(2, 2)
self.conv1 = conv2DBatchNormRelu(in_size, in_size, 3, 1, 1)
self.conv2 = conv2DBatchNormRelu(int_size, in_size, 3, 1, 1)
self.conv3 = conv2DBatchNormRelu(in_size, out_size, 3, 1, 1)
Because the Decoder Architecture according to the program is
Deconv3-512X3->Deconv3-256X3--->Deconv3-128X3--->Deconv3-64X2--->Deconv3-21x2
But the actual architecture is
Deconv3-512X3->Deconv3-512X3--->Deconv3-256X3--->Deconv3-128X2--->Deconv3-64x2
The text was updated successfully, but these errors were encountered: