GitHub - meghnamandava/FEARED: FEARED: FPGA-based Encryption for At Rest Embedded Data

AES-XTS Hardware acceleration

Created for ECE 527 Fall 2021

See the folder aes-xts_pylog/ for our design. You can find the Python code as well as the generated (and manually fixed) HLS C++ code.

See the folder aes-xts_python/ for the original source code.

Name		Name	Last commit message	Last commit date
Latest commit History 44 Commits
HLS		HLS
Host code		Host code
aes-xts_pylog		aes-xts_pylog
aes-xts_python		aes-xts_python
cpptest		cpptest
synth_out/xts_aes		synth_out/xts_aes
.gitignore		.gitignore
ECE527_Final_Project_Proposal.pdf		ECE527_Final_Project_Proposal.pdf
README.md		README.md

Provide feedback