AES加密解密算法的Verilog实现
本项目基于 Rudolf Usselmann 的实现代码，对其中的解密部分存在的错误进行了修正；并添加了简单的测试代码。
对于原作者的原始实现，已保存在git的commit记录之中。并且在每个文件头注释中，都保留了原作者信息。
Author: Rudolf Usselmann
Email: rudi@asics.ws
Site: www.asics.ws
-
Notifications
You must be signed in to change notification settings - Fork 28
mematrix/AES-FPGA
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
AES加密解密算法的Verilog实现
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published